SAF7118EHV1 NXP Semiconductors, SAF7118EHV1 Datasheet - Page 57

no-image

SAF7118EHV1

Manufacturer Part Number
SAF7118EHV1
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of SAF7118EHV1

Screening Level
Industrial
Package Type
HBGA
Pin Count
156
Lead Free Status / RoHS Status
Compliant
NXP Semiconductors
SAF7118_4
Product data sheet
Fig 39. Basic problem of interlaced vertical scaling (example: downscale
field 1
8.4.3.3 Use of the vertical phase offsets
unscaled input
scale dependent start offset
As described in
interlaced input sequence. Additionally the interpretation and timing between ITU 656 field
ID and real-time detection by means of the state of H-sync at the falling edge of V-sync
may result in different field ID interpretation.
A vertically scaled interlaced output also gets a larger vertical sampling phase error, if the
interlaced input fields are processed, without regard to the actual scale at the starting
point of operation
For correct interlaced processing the vertical scaler must be used with respect to the
interlace properties of the input signal and, if required, for conversion of the field
sequences.
Four events should be considered, they are illustrated in
field 2
Section
Figure
field 1
Rev. 04 — 4 July 2008
8.4.1.3, the scaler processing may run randomly over the
no phase offset
39.
scaled output,
mismatched vertical line distances
Multistandard video decoder with adaptive comb filter
field 2
3
field 1
5
)
with phase offset
scaled output,
correct scale dependent position
Figure
40.
field 2
SAF7118
© NXP B.V. 2008. All rights reserved.
mhb547
57 of 175

Related parts for SAF7118EHV1