S2004TB Applied Micro Circuits Corporation, S2004TB Datasheet - Page 9

• Manufacturer Part Number: S2004TB
• Manufacturer: Applied Micro Circuits Corporation

Specifications of S2004TB

• Operating Supply Voltage (typ): 3.3V
• Operating Supply Voltage (min): 3.13V
• Operating Supply Voltage (max): 3.47V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 208
• Lead Free Status / RoHS Status: Not Compliant

Reference Clock Input
The reference clock input must be supplied with a
low-jitter clock source. All reference clocks in a sys-
tem must be within 200 ppm of each other to insure
that the clock recovery units can lock to the serial
data.
The frequency of the reference clock must be either
1/10 the serial data rate, CLKSEL = 0, or 1/20 the
serial data rate, CLKSEL = 1. In both cases the fre-
quency of the parallel word rate output, TCLKO, is
constant at 1/10 the serial data rate. See Table 5.
Table 5. Operating Rates
Note: SDR = Serial Data Rate.
Serial Data Outputs
The S2004 provides LVPECL level serial outputs.
The serial ouputs do not require output pulldown re-
sistors. Outputs are designed to perform optimally
when AC-coupled.
October 10, 2000 / Revision D
QUAD SERIAL BACKPLANE DEVICE
R
A
0
0
1
1
T
E
C
L
K
0
1
0
1
S
Table 3. K Character Generation (DNx = 1 KGENx =1 SYNC = 0)
E
L
C
h
K
K
K
K
K
K
K
K
K
K
K
K
a
F
2
2
2
2
2
2
2
2
2
2
2
3
a r
K
R
e r
8
8
8
8
8
8
8
8
3
7
9
0
S
S
S
S
E
t c
0 .
1 .
2 .
3 .
4 .
5 .
6 .
7 .
7 .
7 .
7 .
7 .
D
D
D
D
q
F
u
R
R
R
R
r e
C
e
1 /
2 /
1 /
2 /
L
Table 4. Data to 8B/10B Alphabetic Representation
n
0
0
0
0
K
c
8
y
B
1 /
0
0
0
0
1
1
1
1
1
1
1
1
I D
D
0
0
1
1
0
0
1
1
1
1
1
1
0
O
. 0
. 0
[ N
0
1
0
1
0
1
0
1
1
1
1
1
. 0
. 0
N I
B
u
9 4
9 4
8 9
8 9
: 0
1
1
1
1
1
1
1
1
1
1
1
1
p t
A
S
[
. 0 -
. 0 -
p l
1 -
1 -
: 7
1
1
1
1
1
1
1
1
0
1
1
1
] 9
e
t u
h
1
1
1
1
1
1
1
1
1
0
1
1
i r
3 .
3 .
5 6
5 6
a
] 0
0
0
0
0
0
0
0
0
1
1
0
1
n
l a
r o
R
G
G
u
G
G
0
0
0
0
0
0
0
0
1
1
1
0
m
a
z H
z H
z H
z H
D
r e
e t
O
c i
U
R
K
e
[ T
p
F
G
e r
e r
1
1
1
1
1
1
1
1
1
1
1
1
: 0
T
S
S
S
S
E
s
e
C
D
D
D
D
q
] 9
N
t n
L
u
R
R
R
R
t a
K
e
1 /
1 /
1 /
1 /
o i
n
O
n
0
0
0
0
c
y
C
1
1
1
1
1
1
1
1
0
0
0
1
a
0
a
1
1
1
1
1
1
1
1
0
0
1
0
r u
b
0
0
0
0
0
0
0
0
0
1
0
0
c
e r
0
0
0
0
0
0
0
0
1
0
0
0
d
1
b
0
0
0
0
0
0
0
0
0
0
0
0
t n
i e
0
0
0
0
0
0
0
0
1
1
1
1
1
0
1
1
1
0
1
0
0
0
0
0
g f
R
2
c
When operating in the CHAN-LOCK MODE, the user
must insure that the path length of the four high speed
serial data signals are matched to within 50 serial bit
times of delay. Failure to meet this requirement may
result in bit errors in the received data or in byte mis-
alignment.
In addition to path length induced timing skew, the
S2004 can tolerate up to
tween channels after deskewing the outputs.
Test Functions
The S2004 can be configured for factory test to aid
in functional testing of the device. When in the test
mode, the internal transmit and receive voltage-con-
trolled oscillator (VCO) is bypassed and the refer-
ence clock substituted. This allows full functional
testing of the digital portion of the chip or bypassing
the internal synthesized clock with an external clock
source. (See Other Operating Modes section.)
Transmit FIFO Initialization
The transmit FIFO must be initialized after stable
delivery of data and TCLK to the parallel interface,
and before entering the normal operational state of
the circuit. FIFO initialization is performed upon the
de-assertion of the RESET signal. The transmit FIFO
is also reset when the special synchronization pat-
tern (SYNC=1, DN=1) is generated. TCLKO will op-
erate normally regardless of the state of RESET.
0
1
0
1
1
1
0
1
1
1
1
1
D
j h
1
1
1
0
0
0
0
1
1
1
1
1
1
0
0
0
1
1
1
1
1
1
1
1
+
3
d
D
a
4
e
a t
B
0
0
0
0
0
0
0
0
1
1
1
0
C
a
5
y
i
0
0
0
0
0
0
0
0
1
1
0
1
r u
b
e t
1
1
1
1
1
1
1
1
1
0
1
1
c
1
1
1
1
1
1
1
1
0
1
1
1
e r
d
6
1
1
1
1
1
1
1
1
1
1
1
1
f
i e
t n
1
1
1
1
1
1
1
1
0
0
0
0
0
1
0
0
0
1
0
1
1
1
1
1
g f
7
g
R
1
0
1
0
0
0
1
0
0
0
0
0
D
j h
0
0
0
1
1
1
1
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
0
-
8
h
9
j
S
y
C
n
3 ns of phase drift be-
o
c
m
C
m
h
a
e
a r
n
s t
t c
r e
S2004
9