PIC16LF1828-E/SO Microchip Technology, PIC16LF1828-E/SO Datasheet - Page 279
![7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 18 I/0, Enhanced Mid Range Core, Nan](/photos/28/72/287224/20-soic_sot163-1_sml.jpg)
PIC16LF1828-E/SO
Manufacturer Part Number
PIC16LF1828-E/SO
Description
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 18 I/0, Enhanced Mid Range Core, Nan
Manufacturer
Microchip Technology
Series
PIC® XLP™ 16Fr
Datasheet
1.PIC16F1824-ISL.pdf
(419 pages)
Specifications of PIC16LF1828-E/SO
Core Processor
PIC
Core Size
8-Bit
Speed
32MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
17
Program Memory Size
7KB (4K x 14)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
20-SOIC (0.300", 7.50mm Width)
Processor Series
PIC16LF
Core
PIC
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 279 of 419
- Download datasheet (4Mb)
25.6.6 I
Transmission of a data byte, a 7-bit address or the
other half of a 10-bit address is accomplished by simply
writing a value to the SSP1BUF register. This action will
set the Buffer Full flag bit, BF and allow the Baud Rate
Generator to begin counting and start the next trans-
mission. Each bit of address/data will be shifted out
onto the SDA pin after the falling edge of SCL is
asserted. SCL is held low for one Baud Rate Generator
rollover count (T
is released high. When the SCL pin is released high, it
is held that way for T
must remain stable for that duration and some hold
time after the next falling edge of SCL. After the eighth
bit is shifted out (the falling edge of the eighth clock),
the BF flag is cleared and the master releases SDA.
This allows the slave device being addressed to
respond with an ACK bit during the ninth bit time if an
address match occurred, or if data was received prop-
erly. The status of ACK is written into the ACKSTAT bit
on the rising edge of the ninth clock. If the master
receives an Acknowledge, the Acknowledge Status bit,
ACKSTAT, is cleared. If not, the bit is set. After the ninth
clock, the SSP1IF bit is set and the master clock (Baud
Rate Generator) is suspended until the next data byte
is loaded into the SSP1BUF, leaving SCL low and SDA
unchanged
After the write to the SSP1BUF, each bit of the address
will be shifted out on the falling edge of SCL until all
seven address bits and the R/W bit are completed. On
the falling edge of the eighth clock, the master will
release the SDA pin, allowing the slave to respond with
an Acknowledge. On the falling edge of the ninth clock,
the master will sample the SDA pin to see if the address
was recognized by a slave. The status of the ACK bit is
loaded into the ACKSTAT Status bit of the SSP1CON2
register. Following the falling edge of the ninth clock
transmission of the address, the SSP1IF is set, the BF
flag is cleared and the Baud Rate Generator is turned
off until another write to the SSP1BUF takes place,
holding SCL low and allowing SDA to float.
25.6.6.1
In Transmit mode, the BF bit of the SSP1STAT register
is set when the CPU writes to SSP1BUF and is cleared
when all 8 bits are shifted out.
25.6.6.2
If the user writes the SSP1BUF when a transmit is
already in progress (i.e., SSP1SR is still shifting out a
data byte), the WCOL bit is set and the contents of the
buffer are unchanged (the write doesn’t occur).
WCOL must be cleared by software before the next
transmission.
2010 Microchip Technology Inc.
2
C MASTER MODE TRANSMISSION
(Figure
BF Status Flag
WCOL Status Flag
BRG
25-27).
). Data should be valid before SCL
BRG
. The data on the SDA pin
Preliminary
25.6.6.3
In Transmit mode, the ACKSTAT bit of the SSP1CON2
register is cleared when the slave has sent an Acknowl-
edge (ACK = 0) and is set when the slave does not
Acknowledge (ACK = 1). A slave sends an Acknowl-
edge when it has recognized its address (including a
general call), or when the slave has properly received
its data.
25.6.6.4 Typical transmit sequence:
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. Data is shifted out the SDA pin until all 8 bits are
11. The MSSP1 module shifts in the ACK bit from
12. Steps 8-11 are repeated for all transmitted data
13. The user generates a Stop or Restart condition
PIC16(L)F1824/1828
The user generates a Start condition by setting
the SEN bit of the SSP1CON2 register.
SSP1IF is set by hardware on completion of the
Start.
SSP1IF is cleared by software.
The MSSP1 module will wait the required start
time before any other operation takes place.
The user loads the SSP1BUF with the slave
address to transmit.
Address is shifted out the SDA pin until all 8 bits
are transmitted. Transmission begins as soon
as SSP1BUF is written to.
The MSSP1 module shifts in the ACK bit from
the slave device and writes its value into the
ACKSTAT bit of the SSP1CON2 register.
The MSSP1 module generates an interrupt at
the end of the ninth clock cycle by setting the
SSP1IF bit.
The user loads the SSP1BUF with eight bits of
data.
transmitted.
the slave device and writes its value into the
ACKSTAT bit of the SSP1CON2 register.
bytes.
by setting the PEN or RSEN bits of the
SSP1CON2 register. Interrupt is generated
once the Stop/Restart condition is complete.
ACKSTAT Status Flag
DS41419B-page 279
Related parts for PIC16LF1828-E/SO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![PIC16LF1827-I/ML](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1827-I/MV](/photos/12/13/121305/c04-152_mv_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1827-I/P](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, DIP-18
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF874A-I/PT](/photos/6/82/68251/c04-076_pt_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 20MHZ, TQFP-44
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1827-I/MQ](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
7 KB Flash, 384 Bytes RAM, 32 MHz Int. Osc, 16 I/0, Enhanced Mid Range Core, Nan
Manufacturer:
Microchip Technology
![PIC16LF1906T-I/SO](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
14KB Flash, 512B RAM, LCD, 11x10b ADC, EUSART, NanoWatt XLP 28 SOIC .300in T/R
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1906T-I/SS](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
14KB Flash, 512B RAM, LCD, 11x10b ADC, EUSART, NanoWatt XLP 28 SSOP .209in T/R
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1906-I/SS](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
MCU PIC 14KB FLASH XLP 28-SSOP
Manufacturer:
Microchip Technology
![PIC16LF1906-I/SO](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
MCU PIC 14KB FLASH XLP 28-SOIC
Manufacturer:
Microchip Technology
![PIC16LF1906-I/MV](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
MCU PIC 512B FLASH XLP 28-UQFN
Manufacturer:
Microchip Technology
![PIC16LF1906-I/SP](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
MCU PIC 14KB FLASH XLP 28-SPDIP
Manufacturer:
Microchip Technology
![PIC16LF1904-I/MV](/photos/16/3/160374/pdip40_tmb.jpg)
Part Number:
Description:
MCU 7KB FLASH 256B RAM 40-UQFN
Manufacturer:
Microchip Technology
![PIC16LF1904-I/PT](/photos/16/3/160374/pdip40_tmb.jpg)
Part Number:
Description:
MCU 7KB FLASH 256B RAM 44-TQFP
Manufacturer:
Microchip Technology
![PIC16LF1847-I/MV](/photos/16/12/161255/qfn28_tmb.jpg)
Part Number:
Description:
MCU 14KB FLASH 1KB RAM 28-UQFN
Manufacturer:
Microchip Technology
![PIC16LF1907-I/MV](/photos/16/3/160374/pdip40_tmb.jpg)
Part Number:
Description:
MCU PIC 14KB FLASH XLP 40-UQFN
Manufacturer:
Microchip Technology