SI3011-F-FSR Silicon Laboratories Inc, SI3011-F-FSR Datasheet - Page 71
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
SI3011-F-FSR
Manufacturer Part Number
SI3011-F-FSR
Description
Manufacturer
Silicon Laboratories Inc
Datasheet
1.SI3011-F-FSR.pdf
(106 pages)
Specifications of SI3011-F-FSR
Lead Free Status / RoHS Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SI3011-F-FSR
Manufacturer:
NEC
Quantity:
1 312
Part Number:
SI3011-F-FSR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Register 23. Ring Validation Control 2
Reset settings = 0010_1101
Bit
6:3
2:0
7
Name
Type
Bit
RCC[2:0]
RTO[3:0]
RDLY[2]
Name
RDLY[2]
R/W
D7
Ring Delay Bit 2.
This bit, in combination with the RDLY[1:0] bits (Register 22), sets the amount of time
between when a ring signal is validated and when a valid ring signal is indicated.
RDLY[2]
Ring Timeout.
These bits set when a ring signal is determined to be over after the most recent ring
threshold crossing.
RTO[3:0]
0000
0001
0010
1111
Ring Confirmation Count.
These bits set the amount of time that the ring frequency must be within the tolerances set
by the RAS[5:0] bits and the RMX[5:0] bits to be classified as a valid ring signal.
RCC[2:0]
000
001
010
011
100
101
110
111
...
...
0
0
0
1
D6
RDLY[1:0]
Ring Timeout
1920
Ring Confirmation Count Time
DO NOT USE THIS SETTING
00
128
256
10
11
01
D5
m
m
100
150
200
256
384
512
640
1024
m
s
s
s
RTO[3:0]
m
m
m
m
m
m
m
R/W
m
s
s
s
s
s
s
s
s
Rev. 1.11
Delay
256
1792
512
0
m
D4
s
m
m
m
s
s
s
Function
D3
Si3050 + Si3011
D2
RCC[2:0]
R/W
D1
D0
71