MCZ33780EG Freescale, MCZ33780EG Datasheet - Page 25

• Manufacturer Part Number: MCZ33780EG
• Manufacturer: Freescale

Specifications of MCZ33780EG

• Operating Supply Voltage (typ): 5/12/15/18/24V
• Operating Supply Voltage (min): 4.75/9V
• Operating Supply Voltage (max): 5.25/25V
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 16
• Lead Free Status / RoHS Status: Compliant

the transmit FIFO, the DBUS frame signal is driven low to
start a frame. States WAIT_SIG_DLY_0 through
WAIT_SIG_DLY_2 create a one DBUS bit-time delay before
the start of the first data bit. After WAIT_SIG_DLY_2, the
DBUS_BIT_PTR gets initialized to the total word length, as
determined by the MSx, SWLENx, and CRCLENx bits. The
XFER_DBUS_BIT_0 state is then entered.
loop where each pass corresponds to one DBUS bit time.
During the first third of the bit the DSIxS signal is low, during
the second third DSIxS is low for a zero or high for a one,
during the last third of the bit time DSIxS is high. Provided this
is not the end of the last CRC bit, the bit pointer is
decremented and the loop is repeated.
entered. This state ensures that the CRC flag is stable prior
to adjusting the receive (and transmit) FIFO pointers. The
DBUS_X_POP state prevents an X_FIFO_POP from
occurring at the same time as an R_FIFO_PUSH.
WAIT_FRAME_DLY state. This state ensures proper frame
spacing is allowed to charge up the storage capacitors in
remote nodes. Notice that the delay counter was reset at the
end of the last CRC bit so the delay period can start to time
Analog Integrated Circuit Device Data
Freescale Semiconductor
RSTB ACTIVE or ABORT or ~EN/
When enable is true and there is at least one valid entry in
XFER_DBUS_BIT_0 through XFER_DBUS_BIT_2 form a
After the last CRC bit, the DBUS_R_PUSH state is
After DBUS_X_POP, the state transitions back to the
RESET_DELAY_CNTR;
DSIF = 1, DSIS = 1;
X_FIFO_POP = 0;
DELAY_OVER &
X_FIFO_NOT_EMPTY/
DSIF = 0;
DBUS_BIT_PTR = 8 to 15, OR 23;
DSIS = 0;
XFER_DBUS_BIT_0
WAIT_FRAME_DLY
DBUS_X_POP
WAIT_SIG_DLY_0
Figure 21. State Diagram of DBUS Transfer
R_FIFO_PUSH = 0;
WAIT_SIG_DLY[0..2] CAUSES 1 BIT-TIME DLY TO 1
DSIS = DATA;
WAIT_SIG_DLY_1
XFER_DBUS_BIT_1
DBUS_R_PUSH
out even while the DBUS_R_PUSH and DBUS_X_POP
states are being processed.
This FIFO is four levels deep, including the stage which is
written into by the SPI and the stage which provides the data
for the current DBUS serial transfer. State transitions in this
state machine occur at the trailing edges of X_FIFO_PUSH
and X_FIFO_POP.
four new values to fill the FIFO without waiting for any action
on the DBUS side of the FIFO. Values are pushed into the
FIFO from the SPI interface and values are popped after they
have been serially sent out of the DBUS interface. When the
FIFO is full, additional attempts to write new data from the
SPI side are ignored (the host MCU should be sure the
TFNFx status bit is set before writing more data to the FIFO).
asynchronous entry to the TX_IDLE state, which
corresponds to the FIFO empty condition. The push and pop
pointers are cleared and X_FIFO_EMPTY is set to true.
X_FIFO_PUSH causes the push pointer to be incremental,
X_FIFO_EMPTY to be set to false, and the state to transition
to TX_NOT_EMPTY. The push request comes from the SPI
transfer state machine after a new value has been written into
the FIFO.
Figure 22
When this FIFO is completely empty, the SPI can write
Reset, abort, or enable going to zero causes
STATE TRANSISITONS OCCUR
ON POS EDGE OF SCALED
DBUS 1/3
describes the operation of the transmit FIFO.
DSIS = 1;
RD
BIT CLOCK
LOGIC COMMANDS AND REGISTERS
~LAST_CRC_BIT/
FUNCTIONAL DEVICE OPERATION
LAST_CRC-BIT/
ST
DBUS_BIT_PTR = DBUS_BIT_PTR-1;
DSIS = 0;
DSIF = 1, DSIS = 1;
RESET DELAY_CNR;
R_FIFO_PUSH = 1
X_FIFO_POP = 1;
WAIT_SIG_DLY_2
BIT FALLING EDGE
XFER_DEBUS_BIT_2
33780
25