IDT77105L25TF IDT, Integrated Device Technology Inc, IDT77105L25TF Datasheet
IDT77105L25TF
Specifications of IDT77105L25TF
Available stocks
Related parts for IDT77105L25TF
IDT77105L25TF Summary of contents
Page 1
Features List Features List Features List Features List Performs the PHY-Transmission Convergence (TC) and ! Physical Media Dependent (PMD) Sublayer functions for 25.6 Mpbs ATM Networks Performs clock/data recovery, serializing/deserializing & ! framing ITU-T I.432 and I.432.5 compliant ! ATM ...
Page 2
IDT77105 Pin Configurations Pin Configurations Pin Configurations Pin Configurations RDB LL_F ilter_2 R ...
Page 3
IDT77105 Package Dimensions Package Dimensions Package Dimensions Package Dimensions 64 1 64-Pin STQFP PP64 D1 4.3021 ' D 5.3521 ' Draft Angle = 11° - 13° 0.20 Rad Typ 5.4035 ' 4.3514 ' 4° ± 4° ...
Page 4
IDT77105 Output Parameters for Transmit Line Signal @ Vcc = 5V ± 10% Output Parameters for Transmit Line Signal @ Vcc = 5V ± 10% Output Parameters for Transmit Line Signal @ Vcc = 5V ± 10% Output Parameters for ...
Page 5
IDT77105 Pin Name I/O Interfaces to 22 RxSOC O UTOPIA bus 23 RxEmpty/RxClav O UTOPIA bus 24 RxRef O UTOPIA bus 25 V — Power plane CC 26 RxData0 O UTOPIA bus 27 RxData1 O UTOPIA bus 28 RxData2 O ...
Page 6
IDT77105 Functional Description Functional Description Functional Description Functional Description 25MbpsATM Communications Standard 25MbpsATM Communications Standard 25MbpsATM Communications Standard 25MbpsATM Communications Standard The IDT77105 implements the physical layer standard for 25.6Mbps ATM network communications. The physical layer is divided into a ...
Page 7
IDT77105 The 'Scrambler' takes each nibble of data and exclusive-ORs them against the 4 high order bits (X(t), X(t-1), X(t-2), X(t-3 bit pseudo-random nibble generator (PRNG). Its function is to provide the appropriate frequency distribution for the ...
Page 8
IDT77105 Upon reset or line re-connect, the IDT77105 receiver is typically not symbol-synchronized. Synchronization is established when it receives a command byte, usually the start-of-cell command preceding the first received cell. The IDT77105 monitors line conditions and can provide an ...
Page 9
IDT77105 Transmit Interface Transmit Interface Transmit Interface Transmit Interface Signals TxData[7:0], TxParity—Transmit Data. TxData[7] is the MSB. TxSOC—Start Of Cell. Active high signal to be asserted when TxData contains the first byte of the cell. TxENB—Enable. Active low signal to ...
Page 10
IDT77105 TxClk TxSOC TxClav TxEnb TxData P48 TxClk TxData P44 P45 TxFul l / TxClav TxEnb RxClk RxSOC R xEm pt y/RxClav RxEnb RxData RxClk RxSOC R xEm pt y/ RxClav R xEnb RxData P44 P45 Figure ...
Page 11
IDT77105 Operation and Timing Received-cell transfer from the PHY is controlled externally and is synchronized to RxClk. Since data transfer is dependent upon an external system, a 2-cell FIFO is provided to buffer the receive data path. As with the ...
Page 12
IDT77105 This leaves the interrupt system ready to signal an alarm for further problems. Cable Disconnect Procedures and Link Cable Disconnect Procedures and Link Cable Disconnect Procedures and Link Cable Disconnect Procedures and Link Establishment Establishment Establishment Establishment During the ...
Page 13
IDT77105 1. Assert TxFull, via register 0x02, Bit 7. This stops the 77105 from receiving more data, and prevents the complete assembly of a cell for transmission. 2. Enter desired loopback mode. 3. De-assert TxFull using 0x02, Bit 7. The ...
Page 14
IDT77105 The TxCell and RxCell counters are sized (16 bits) to provide a full cell count (without roll over) if the counter is read once/second. The Symbol Error counter and HEC Error counter were given sufficient size to indicate exact ...
Page 15
IDT77105 RxClk RxSOC Z RxClav RxEnb RxData PHY to Magnetics interface PHY to Magnetics interface PHY to Magnetics interface PHY to Magnetics interface Figure 21 provides the appropriate connection scheme to the Magnetics Module. The set of values provided will ...
Page 16
IDT77105 Interrupt Status Interrupt Status Interrupt Status Interrupt Status Address: 0x01 Address: 0x01 Address: 0x01 Address: 0x01 Master Type Initial State Bit 7 — — Reserved Bit Bad Signal Good Signal Bit See definition on pages ...
Page 17
IDT77105 LED Driver and HEC Status/Control LED Driver and HEC Status/Control LED Driver and HEC Status/Control LED Driver and HEC Status/Control Address: 0x03 Address: 0x03 Address: 0x03 Address: 0x03 Master Type Initial State Bit 7 0 Reserved Bit 6 R/W ...
Page 18
IDT77105 LED Output LED Output LED Output LED Output LED outputs are able to source and sink current, to enable driving two-color LEDs. The Tx and Rx LEDs are driven according to the following table: AC Test Conditions AC Test ...
Page 19
IDT77105 UTOPIA Bus Timing Parameters UTOPIA Bus Timing Parameters UTOPIA Bus Timing Parameters UTOPIA Bus Timing Parameters Symbol t1 RxEnb set up time to RxCLK t2 RxEnb hold time from RxCLK t3 tPD from RxCLK to RxSOC, RxData, and RxRef ...
Page 20
IDT77105 TxOSC R ESET ADDR/DATA (input) ALE ADDR/DATA (output) Utility Bus Read Cycle Utility Bus Read Cycle Utility Bus Read Cycle Utility Bus Read Cycle Name Min. Max. Unit Tas 10 — ns Tcsrd 0 — ns ...
Page 21
IDT77105 ADDR/DATA ALE Schematic for ATM User Schematic for ATM User Schematic for ATM User Schematic for ATM User Note configure for ATM network, refer to ...
Page 22
IDT77105 Analog Component Values Analog Component Values Analog Component Values Analog Component Values Component Value 267 5100 R7 2000 R10 82 C1 .1µF C2 120pF C3 ...
Page 23
IDT77105 PC Board Layout for ATM User PC Board Layout for ATM User PC Board Layout for ATM User PC Board Layout for ATM User Note RJ45 Connector Note 3 Note ...
Page 24
IDT77105 Ordering Information Ordering Information Ordering Information Ordering Information IDT NNNNN A Device Type Power Revision History Revision History Revision History Revision History 9/8/95: Initial Draft 9/13/95: Revision 9/21/95: Revision 10/30/05: Corrected Typographical Errors 11/13/95: Corrected Vcc and GND nomenclature ...