PCF8583P NXP Semiconductors, PCF8583P Datasheet - Page 17

PCF8583P

Manufacturer Part Number
PCF8583P
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of PCF8583P

Bus Type
Serial (2-Wire, I2C)
Operating Supply Voltage (typ)
3.3/5V
Package Type
PDIP
Operating Supply Voltage (max)
6V
Operating Supply Voltage (min)
2.5V
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Pin Count
8
Mounting
Through Hole
Date Format
DW:DM:M:Y
Time Format
HH:MM:SS:hh
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCF8583P
Manufacturer:
SAMSUNG
Quantity:
1 001
Part Number:
PCF8583P
Manufacturer:
NXPLIPS
Quantity:
5 510
Part Number:
PCF8583P
Manufacturer:
NXP
Quantity:
100
Part Number:
PCF8583P
Manufacturer:
PHI
Quantity:
1 000
Part Number:
PCF8583P
Manufacturer:
PHILIPS
Quantity:
10 000
Part Number:
PCF8583P
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
PCF8583P/F5
Manufacturer:
TI
Quantity:
90
Part Number:
PCF8583P/F5,112
Manufacturer:
LTC
Quantity:
147
Part Number:
PCF8583P/F5,112
Manufacturer:
NXP
Quantity:
1 688
Part Number:
PCF8583PN
Manufacturer:
PHI
Quantity:
20 000
NXP Semiconductors
PCF8583
Product data sheet
8.2.1 Addressing
8.2.2 Clock and calendar READ or WRITE cycles
8.2 I
Before any data is transmitted on the I
addressed first. The addressing is always carried out with the first byte transmitted after
the start procedure.
The clock and calendar acts as a slave receiver or slave transmitter. The clock signal SCL
is only an input signal but the data signal SDA is a bidirectional line.
The clock and calendar slave address is shown in
hardware address pin A0. Connecting this pin to V
of two different addresses.
Table 5.
The I
Figure
Bit
2
Fig 18. Master transmits to slave receiver (WRITE mode)
C-bus protocol
2
C-bus configuration for the different PCF8583 READ and WRITE cycles is shown in
18,
Slave address
7
MSB
1
Figure 19
S
I
2
C slave address byte
SLAVE ADDRESS
All information provided in this document is subject to legal disclaimers.
6
0
and
Rev. 06 — 6 October 2010
Figure
acknowledgement
R/W
from slave
0 A
5
1
20.
REGISTER ADDRESS A
2
C-bus, the device which must respond is
4
0
Clock and calendar with 240 x 8-bit RAM
acknowledgement
from slave
DD
3
0
Table
or V
5. Bit A0 corresponds to
SS
n bytes
allows the device to have one
2
0
DATA
memory register address
auto increment
acknowledgement
from slave
1
A0
PCF8583
© NXP B.V. 2010. All rights reserved.
A
013aaa346
P
0
LSB
R/W
17 of 37

Related parts for PCF8583P