ICS839893AYIT IDT, Integrated Device Technology Inc, ICS839893AYIT Datasheet

no-image

ICS839893AYIT

Manufacturer Part Number
ICS839893AYIT
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of ICS839893AYIT

Lead Free Status / RoHS Status
Supplier Unconfirmed
G
clock inputs and it generates 13 new LVCMOS/LVTTL clock
outputs. The first bank of six outputs offers divide-by-1, 2, 4,
8 or 16. The second bank of six outputs can be configured to
the same divide ratio as the first bank, or with an additional
divide-by-two. The first two banks can be placed into a high-
impedance output state with the assertion of a LOW on the
nOE/MR input. One additional output can be configured
to divide-by-4, 6, 8 or 16. This device is functional with full
3.3V or full 2.5V supplies.
S
839893AYI
REF_SEL
FSEL[0:2]
HiPerClockS™
nOE/MR
IC S
FSEL3
IMPLIFIED
ENERAL
CLK0
CLK1
device has two selectable LVCMOS/LVTTL
The ICS839893I is a high-performance one to
thirteen LVCMOS/LVTTL buffer/divider and is
a member of the HiPerClockS™ family of High
Performance Clock Solutions from ICS. The
0
1
Integrated
Circuit
Systems, Inc.
D
B
ESCRIPTION
LOCK
D
FSEL0 FSEL1
FSEL0 FSEL1 FSEL2 QA
0
0
0
0
0
1
1
1
1
FSEL0 FSEL1 FSEL2 QC
IAGRAM
0
0
0
0
1
1
1
1
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
FSEL2
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
QA
÷1
÷16
÷1
÷2
÷2
÷4
÷2
÷8
÷4
÷16
÷8
÷8
÷6
÷8
÷4
÷8
÷4
÷2
www.icst.com/products/hiperclocks.html
0
1
D Q
D Q
D Q
1
F
• 13 LVCMOS/LVTTL outputs: 3 banks (6, 6, 1 outputs per
• Selectable CLK0 or CLK1 LVCMOS/LVTTL clock inputs
• CLK0, CLK1 supports the following input types:
• Maximum output frequency: 250MHz
• Output skew: 40ps (maximum), within bank
• Full 3.3V or 2.5V operating supply
• -40°C to 85°C ambient operating temperature
• Available in both, Standard and RoHS/Lead-Free compliant
bank respectively)
LVCMOS, LVTTL
packages
EATURES
QA0:QA5
QB0:QB5
QC
LVCMOS/LVTTL B
V
V
V
DDO
DDO
DDO
GND
GND
GND
QA0
QA1
QA2
QA3
QA4
QA5
P
_
_
_
A
A
A
IN
37
38
39
40
41
42
43
44
45
46
47
48
36 35 34 33 32 31 30 29 28 27 26 25
1 2 3 4 5 6 7 8 9 10 11 12
A
7mm x 7mm x 1.4mm
SSIGNMENT
ICS839893I
body package
48-Pin LQFP
Y Package
L
Top View
OW
ICS839893I
S
UFFER
KEW
REV. A AUGUST 8, 2005
, 1-
D
24
23
22
21
20
19
18
17
16
15
14
13
TO
IVIDER
-13
GND
QB0
QB1
V
GND
QB2
QB3
V
GND
QB4
QB5
V
DDO
DDO
DDO
_
_
_
B
B
B

Related parts for ICS839893AYIT

ICS839893AYIT Summary of contents

Page 1

Integrated Circuit Systems, Inc ENERAL ESCRIPTION The ICS839893I is a high-performance one thirteen LVCMOS/LVTTL buffer/divider and is a member of the HiPerClockS™ family of High HiPerClockS™ Performance Clock Solutions from ICS. The device has two ...

Page 2

Integrated Circuit Systems, Inc ABLE IN ESCRIPTIONS ...

Page 3

Integrated Circuit Systems, Inc ABLE LOCK REQUENCY UNCTION ...

Page 4

Integrated Circuit Systems, Inc BSOLUTE AXIMUM ATINGS Supply Voltage Inputs Outputs Package Thermal Impedance, θ JA Storage Temperature, T STG T 4A ABLE OWER UPPLY HARACTERISTICS S ...

Page 5

Integrated Circuit Systems, Inc. T 4C. LVCMOS/LVTTL DC C ABLE HARACTERISTICS ...

Page 6

Integrated Circuit Systems, Inc ABLE HARACTERISTICS ...

Page 7

Integrated Circuit Systems, Inc. P ARAMETER 1.65V±5% V DD, V DDO_A DDO_B, DDO_C LVCMOS GND -1.65V±5% 3.3V C /3. ORE UTPUT OAD V DDOX DDOX Qy 2 tsk( UTPUT ...

Page 8

Integrated Circuit Systems, Inc ECOMMENDATIONS FOR NUSED I : NPUTS CLK I : NPUT For applications not requiring the use of the test clock, it can be left floating. Though not required, but for additional protection, a 1kΩ ...

Page 9

Integrated Circuit Systems, Inc ACKAGE UTLINE UFFIX FOR ABLE ...

Page 10

Integrated Circuit Systems, Inc ABLE RDERING NFORMATION ...

Related keywords