ICS8535AGI-01T IDT, Integrated Device Technology Inc, ICS8535AGI-01T Datasheet - Page 6

• Manufacturer Part Number: ICS8535AGI-01T
• Manufacturer: IDT, Integrated Device Technology Inc
• Type: Clock Driverr

Specifications of ICS8535AGI-01T

• Number Of Clock Inputs: 2
• Mode Of Operation: Single-Ended
• Output Frequency: 266MHz
• Output Logic Level: LVPECL
• Operating Supply Voltage (min): 3.135V
• Operating Supply Voltage (typ): 3.3V
• Operating Supply Voltage (max): 3.465V
• Package Type: TSSOP
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Signal Type: LVCMOS/LVTTL
• Mounting: Surface Mount
• Pin Count: 20
• Lead Free Status / RoHS Status: Not Compliant

8535AGI-01
The spectral purity in a band at a specific offset from the fun-
damental compared to the power of the fundamental is called
the dBc Phase Noise. This value is normally expressed using
a Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise
power present in a 1Hz band at a specified offset from the
fundamental frequency to the power value of the fundamental.
This ratio is expressed in decibels (dBm) or a ratio of the power
As with most timing specifications, phase noise measurements
have issues. The primary issue relates to the limitations of the
equipment. Often the noise floor of the equipment is higher
than the noise floor of the device. This is illustrated above. The
-100
-110
-120
-130
- 140
-150
- 160
-170
-180
-190
-10
-20
-30
-40
-50
-60
-70
-80
-90
0
1k
10k
A
O
LVCMOS/LVTTL-
DDITIVE
FFSET
100k
F
www.idt.com
ROM
P
C
HASE
6
ARRIER
in the 1Hz band to the power in the fundamental. When the
required offset is specified, the phase noise is called a dBc
value, which simply means dBm at a specified offset from the
fundamental. By investigating jitter in the frequency domain,
we get a better understanding of its effects on the desired ap-
plication over the entire time record of the signal. It is math-
ematically possible to calculate an expected bit error rate given
a phase noise plot.
device meets the noise floor of what is shown, but can actually
be lower. The phase noise is dependant on the input source
and measurement equipment.
J
F
ITTER
REQUENCY
TO
1M
-3.3V LVPECL F
(H
Z
)
156.25MHz = 0.09ps (typical)
Additive Phase Jitter
ICS8535I-01
10M
L
OW
ANOUT
S
KEW
REV. F OCTOBER 4, 2010
, 1-
B
UFFER
at
TO
100M
-4