ICS8344BYT IDT, Integrated Device Technology Inc, ICS8344BYT Datasheet
ICS8344BYT
Specifications of ICS8344BYT
Related parts for ICS8344BYT
ICS8344BYT Summary of contents
Page 1
G D ENERAL ESCRIPTION The ICS8344 is a low voltage, low skew, 1-to-24 Differential- to-LVCMOS Fanout Buffer. The ICS8344 is designed to trans- late any differential signal levels to LVCMOS levels. The low impedance LVCMOS outputs are designed to drive ...
Page 2
ABLE IN ESCRIPTIONS ...
Page 3
T 3A ABLE UTPUT NABLE UNCTION ...
Page 4
BSOLUTE AXIMUM ATINGS Supply Voltage, V DDx Inputs Outputs Package Thermal Impedance, θ JA Storage Temperature, T STG Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. ...
Page 5
T 5A ABLE HARACTERISTICS ...
Page 6
T 4D ABLE OWER UPPLY HARACTERISTICS ...
Page 7
T 5B ABLE HARACTERISTICS ...
Page 8
T 4G ABLE OWER UPPLY HARACTERISTICS ...
Page 9
T 5C ABLE HARACTERISTICS ...
Page 10
P ARAMETER 1.65V±5% V DD, V DDO LVCMOS GND -1.65V±5% 2.05V±5% 1.25V± DDO LVCMOS GND -1.25V±5% 8344BY D IFFERENTIAL M I EASUREMENT NFORMATION Qx 3. UTPUT OAD EST IRCUIT 3.3V/2. ...
Page 11
DDO LVCMOS GND -1.25V± nCLK0, nCLK1 CLK0, CLK1 GND Qx Qy 8344BY D IFFERENTIAL 2. UTPUT OAD EST IRCUIT V Cross Points IFFERENTIAL NPUT EVEL V ...
Page 12
PART 1 Qx PART 2 Qy 30% Clock Inputs and Outputs nCLK0, nCLK1 CLK0, CLK1 Q0:Q23 Q0:Q23 8344BY D IFFERENTIAL V DDO 2 V DDO 2 tsk(pp ART TO ART KEW 70 ...
Page 13
W D IRING THE Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = V generated by the bias resistors R1, R2 and C1. This bias circuit should be located ...
Page 14
ABLE VS IR LOW ABLE JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: For 48-pin LQFP T C RANSISTOR OUNT The transistor count for ICS8344 is: 1449 ...
Page 15
ACKAGE UTLINE UFFIX ABLE θ θ θ θ θ Reference Document: JEDEC Publication ...
Page 16
ABLE RDERING NFORMATION ...
Page 17
8344BY D IFFERENTIAL ...
Page 18
We’ve Got Your Timing Solution. 6024 Silver Creek Valley Road San Jose, CA 95138 © 2011 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of ...