ICS853054AGT IDT, Integrated Device Technology Inc, ICS853054AGT Datasheet
ICS853054AGT
Specifications of ICS853054AGT
Related parts for ICS853054AGT
ICS853054AGT Summary of contents
Page 1
Integrated 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL Circuit CLOCK MULTIPLEXER Systems, Inc ENERAL ESCRIPTION The ICS853054 is an 4:1 Differential-to-3. 2.5V LVPECL/ECL Clock Multiplexer which HiPerClockS™ can operate up to 2.5GHz and is a member of ...
Page 2
Integrated ICS853054 Circuit 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Systems, Inc ABLE IN ESCRIPTIONS ...
Page 3
Integrated ICS853054 Circuit 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Systems, Inc BSOLUTE AXIMUM ATINGS Supply Voltage Negative Supply Voltage Inputs, V (LVPECL mode) I Inputs, V (ECL mode) I Outputs ...
Page 4
Integrated ICS853054 Circuit 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Systems, Inc. T 4D. ECL DC C ABLE HARACTERISTICS ...
Page 5
Integrated ICS853054 Circuit 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Systems, Inc. The spectral purity in a band at a specific offset from the funda- mental compared to the power of the fundamental is called the dBc Phase Noise. This ...
Page 6
Integrated ICS853054 Circuit 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Systems, Inc. P ARAMETER LVPECL V EE -1.465V to -0.375V UTPUT OAD EST IRCUIT nPCLK0:3 PCLK0 ...
Page 7
Integrated ICS853054 Circuit 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Systems, Inc IRING THE IFFERENTIAL NPUT TO Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = ...
Page 8
Integrated ICS853054 Circuit 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Systems, Inc. LVPECL LOCK NPUT NTERFACE The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both V SWING and V input requirements. Figures 2A to ...
Page 9
Integrated ICS853054 Circuit 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Systems, Inc. T 3.3V LVPECL O ERMINATION FOR The clock layout topology shown below is a typical termi- nation for LVPECL outputs. The two different layouts men- tioned are recommended ...
Page 10
Integrated ICS853054 Circuit 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Systems, Inc. T 2.5V LVPECL O ERMINATION FOR Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to ter- minating 50 to ...
Page 11
Integrated ICS853054 Circuit 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Systems, Inc. This section provides information on power dissipation and junction temperature for the ICS853054. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for ...
Page 12
Integrated ICS853054 Circuit 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Systems, Inc. 3. Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure ...
Page 13
Integrated ICS853054 Circuit 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Systems, Inc ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern ...
Page 14
Integrated ICS853054 Circuit 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Systems, Inc ACKAGE UTLINE UFFIX FOR 853054AG IDT™ / ICS™ 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER 4: TSSOP EAD T 8. ...
Page 15
Integrated ICS853054 Circuit 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Systems, Inc ABLE RDERING NFORMATION ...
Page 16
ICS852911I ICS270 ICS853054 ICS9148-53 SD0060CN02270T 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER Frequency Generator & Integrated Buffers for Mother Boards LOW SKEW, 1-TO-9 DIFFERENTIAL-TO-HSTL FANOUT BUFFER Triple PLL Field Programmable VCXO Clock Synthesizer 60.00 MHZ DIFFERENTIAL DELAY LINE FOR COMMERCIAL ...