LAN9217-MT SMSC, LAN9217-MT Datasheet - Page 78

no-image

LAN9217-MT

Manufacturer Part Number
LAN9217-MT
Description
Ethernet ICs Hi Perfrm Sngl Chip Ethrnet Contrllr
Manufacturer
SMSC
Type
Single Chip MAC and PHY Controllerr
Datasheet

Specifications of LAN9217-MT

Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
802.3, 802.3u
Data Rate
10 Mbps, 100 Mbps
Supply Voltage (max)
3.3 V
Supply Voltage (min)
0 V
Supply Current (max)
69 mA
Maximum Operating Temperature
+ 70 C
Package / Case
TQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9217-MT
Manufacturer:
Standard
Quantity:
2 468
Part Number:
LAN9217-MT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LAN9217-MT
Quantity:
15
Revision 2.7 (03-15-10)
5.3.5
5.3.6
31-24
23-16
BITS
BITS
31:0
15-8
7-0
Byte Test
TX Data Available Level. The value in this field sets the level, in number
of 64 Byte blocks, at which the TX FIFO Available interrupt (TFDA) will be
generated. When the TX data FIFO free space is greater than this value a
TX FIFO Available interrupt (TDFA) will be generated.
TX Status Level. The value in this field sets the level, in number of
DWORDs, at which the TX Status FIFO Level interrupt (TSFL) will be
generated. When the TX Status FIFO used space is greater than this value
an TX Status FIFO Level interrupt (TSFL) will be generated.
Reserved
RX Status Level. The value in this field sets the level, in number of
DWORDs, at which the RX Status FIFO Level interrupt (RSFL) will be
generated. When the RX Status FIFO used space is greater than this value
an RX Status FIFO Level interrupt (RSFL) will be generated.
BYTE_TEST—Byte Order Test Register
This register can be used to determine the byte ordering of the current configuration
FIFO_INT—FIFO Level Interrupts
This register configures the limits where the FIFO Controllers will generate system interrupts.
Offset:
Offset:
DESCRIPTION
DESCRIPTION
64h
68h
DATASHEET
16-bit High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX Support
78
Size:
Size:
32 bits
32 bits
TYPE
TYPE
R/W
R/W
R/W
RO
RO
87654321h
DEFAULT
DEFAULT
SMSC LAN9217
48h
00h
00h
Datasheet
-

Related parts for LAN9217-MT