KAC-9618 Eastman Kodak Company, KAC-9618 Datasheet - Page 19
![IC SENSOR IMAGE VGA MONO 48-CLCC](/photos/27/2/270285/543-48-clcc_sml.jpg)
KAC-9618
Manufacturer Part Number
KAC-9618
Description
IC SENSOR IMAGE VGA MONO 48-CLCC
Manufacturer
Eastman Kodak Company
Type
CMOS Imagingr
Datasheet
1.KAC-9618.pdf
(43 pages)
Specifications of KAC-9618
Pixel Size
7.5µm x 7.5µm
Active Pixel Array
648H x 488V
Frames Per Second
30
Voltage - Supply
3.3V
Package / Case
48-CLCC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
LM9618IEA
LM9618IEA
LM9618IEA
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
KAC-9618
Manufacturer:
IXYS
Quantity:
2 100
IMAGE SENSOR SOLUTIONS
Functional Description
6.0
6.1
Two dedicated pins are provided on the KAC-9618, snapshot,
and extsync allowing the sensor to be externally controlled to
capture a single image.
The snapshot input pin is used to trigger a snapshot, while the
extsync output pin is used to synchronize a light source, strobe
or mechanical shutter.
6.2
By default the sensor will operate in the VIDEO state (see figure
24). To take a snapshot, the snapshot mode must be enabled by
setting the SnapEnable bit in the SNAPSHOTMODE register to
a logic 1. This will cause the sensor to enter the FREEZE state
at the end of the current frame. In the FREEZE state the sensor
is idle.
The sensor will leave the FREEZE state and return to VIDEO
state when the snapshot mode is disabled (SnapEnable bit in
the SNAPSHOTMODE register set to a logic 0)
Alternatively, when an active snapshot signal is applied to the
snapshot input pin an internal trigger signal, TRIGGER, is gen-
erated as shown in figure 25. The trigger generation circuit will
create two types of TRIGGER as follows:
• Pulse Trigger (SnapshotMode bit of the SNAPSHOTMODE
• Level Trigger (SnapshotMode bit of the SNAPSHOTMODE
www.kodak.com/go/imagers 585-722-4385
c) Snapshot Integration
a) External Shutter Mode
b) Normal Mode
register is cleared). In this mode (the default) a single TRIG-
GER pulse will be generated.
register is set). In this mode the TRIGGER will remain high as
long as an active level is held on the snapshot pin.
c: SnapEnable
SNAPSHOT MODE
Introduction
Taking a Snapshot
Figure 24. Snapshot Mode
safer & resetRdelay
row 1
snapshot
snapshot
c:TRIGGER
extsync
extsync
Last Array Reset
FREEZE
VIDEO
xfer & reset Rdelay
SNAP
(continued)
c:SnapEnable
row 2
Figure 23. Timing Diagram in the SNAP State
Row 1 Integration Time
xfer & reset Rdelay
programmable
programmable
Array reset,
Array reset,
row n
Row 2 Integration Time
19
Capture Image
SnapIT if extshutter
FrameDelay if normal
When a TRIGGER is generated, the sensor will enter the SNAP
state as shown in figure 24.
6.3
To take a snapshot in external shutter mode, the ShutterMode
bit of the SNAPSHOTMODE register must be set.
In this mode three consecutive operations will be carried out in
the SNAP state as follows (see figure 23a):
• Array Reset, during which the extsync pin is kept in-active
• Image Capture, the extsync pin will activate. The width of the
• Array Read Out, the third and final operation reads the image
6.4
To take a snapshot in normal mode, the ShutterMode bit of the
SNAPSHOTMODE register must be cleared. In this case the fol-
lowing consecutive operations will be carried out in the SNAP
state (see figure 24b):
• Array Reset, during which the extsync pin is kept in-active
• Image Capture, the extsync pin will activate and remain
• Array Read Out, the image data is read out one row at a
6.5
When read out is complete the sensor will return to the FREEZE
state.
6.6
If the snapshot mode is disabled before readout is complete
(SnapEnable bit in the SNAPSHOTMODE register is set to a
logic 0), then at the end of readout the sensor will return to the
VIDEO state.
SnapShotMode
SnapShotPol
snapshot
and the array is reset one row at a time. The number of times
the array is reset is programmable from 1-3 frames, (see the
SsFrames bits in the SNAPSHOTMODE register).
extsync signal can be programed from 1 to 2047 lines by pro-
gramming the integration time registers, ITMEH and ITIMEL.
data out one row at a time.
and the array is reset one row at a time. The number of times
the array is reset is programmable from 1-3 frames, (see the
SsFrames bits in the SNAPSHOTMODE register).
active for the duration of the capture time. The width of the
image capture can be extended by programming FDELAYH
and FDELAYL, which will increase integration time.
time. During this operation the extsync pin remains active.
or
The SNAP State in External Shutter Mode
The SNAP State in Normal Mode (default)
Return to the FREEZE State
Return to the VIDEO state
Row n Integration Time
Capture
Capture
image
image
Figure 25. TRIGGER Generation Logic
xfer & reset Rdelay
read-out
read-out
Data
Data
row 1
Data Read Out
xfer & reset Rdelay
Trigger
Circuit
Gen
row 2
Email:imagers@kodak.com
xfer & reset Rdelay
TRIGGER
row n