ADUC814BRU Analog Devices Inc, ADUC814BRU Datasheet - Page 43

• Manufacturer Part Number: ADUC814BRU
• Description: A/D Converter (A-D) IC
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC8xxr

Specifications of ADUC814BRU

• Peak Reflow Compatible (260 C): No
• No. Of Bits: 12 Bit
• Leaded Process Compatible: No
• Mounting Type: Surface Mount
• No. Of Inputs: 6
• Features: +3V Or +5V Operation
• Package / Case: 28-TSSOP
• Rohs Status: RoHS non-compliant
• Core Processor: 8052
• Core Size: 8-Bit
• Speed: 16.78MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: POR, PSM, Temp Sensor, WDT
• Number Of I /o: 17
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 640 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 6x12b; D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With: EVAL-ADUC814QSZ - KIT DEV FOR ADUC814 MICROCONVRTR
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

ADuC814 CONFIGURATION REGISTER (CFG814)
The ADuC814 is housed in a 28-lead TSSOP package. To
maintain as much functional compatibility with other
MicroConverter products, some pins share multiple I/O
functionality. Switching between these functions is controlled
via the ADuC814 configuration SFR, CFG814, located at SFR
address 9CH. A summary of these functions is described and a
detailed bit designation for the CFG814 SFR is given in Table 17.
Serial Peripheral Interface
The SPI interface on the ADuC814 shares the same pins as
digital outputs P3.5, P3.6, and P3.7. The SPE bit in SPICON is
used to select which interface is active at any one time. This is
described in greater detail in the next section. By default, these
pins operate as standard Port 3 pins. Bit 0 of the CFG814 SFR
must be set to 1 to enable the SPI interface on these Port 3 pins.
Table 17. CFG814 SFR Bit Designations
Bit No.
1
0
Name
EXTCLK
SER_EN
Description
External Clock Selection Bit.
Set to 1 to enable EXTCLK as MCU core clock.
Cleared to 0 to enable XTAL and PLL as the MCU core clock.
Serial Interface Enable Bit.
Set to 1 by the user to enable the SPI interface onto the P3.5, P3.6, and P3.7 pins.
Cleared to 0 by the user to enable standard Port 3 functionality on the P3.5, P3.6, and P3.7 pins.
Rev. A | Page 43 of 72
External Clock
The ADuC814 is intended for use with a 32.768 kHz watch
crystal. The on-chip PLL locks onto a multiple of this to provide
a stable 16.777216 MHz clock for the device. On the ADuC814,
P3.5 alternate functions include T1 input and slave select in SPI
master mode. P3.5 also functions as external clock input, EXTCLK,
selected via Bit 1 of the CFG814 SFR. When selected, this
external clock bypasses the PLL and is used as the clock for the
device, therefore allowing the ADuC814 to be synchronized to
the rest of the application system. The maximum input frequency
of this external clock is 16.777216 MHz. If selected, the EXTCLK
signal affects the timing of the majority of peripherals on the
ADuC814 including the ADC, EEPROM controller, watchdog
timer, SPI interface clock, and the MicroConverter core clock.
CFG814
SFR Address
Power-On Default
Bit Addressable
ADuC814 Configuration Register
9CH
04H
No
EXTCLK
ADuC814
SER_EN