AD9522-5BCPZ Analog Devices Inc, AD9522-5BCPZ Datasheet - Page 42
![12- Channel Clock Generator With Integra](/photos/6/50/65021/505-64-lfcsp_sml.jpg)
AD9522-5BCPZ
Manufacturer Part Number
AD9522-5BCPZ
Description
12- Channel Clock Generator With Integra
Manufacturer
Analog Devices Inc
Type
Clock Generator, Fanout Distributionr
Datasheet
1.AD9522-5BCPZ-REEL7.pdf
(76 pages)
Specifications of AD9522-5BCPZ
Pll
Yes
Input
CMOS, LVDS, LVPECL
Output
CMOS, LVDS
Number Of Circuits
1
Ratio - Input:output
2:12, 2:24
Differential - Input:output
Yes/Yes
Frequency - Max
2.4GHz
Divider/multiplier
Yes/No
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LFCSP
Frequency-max
800MHz
Ic Interface Type
I2C, SPI
Frequency
2.4GHz
No. Of Outputs
12
No. Of Multipliers / Dividers
4
Supply Voltage Range
3.135V To 3.465V
Digital Ic Case Style
LFCSP
No. Of Pins
64
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9522-5BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD9522-5
LVDS Output Drivers
The AD9522 output drivers can be configured as either an
LVDS differential output or as a pair of CMOS single-ended
outputs. The LVDS outputs allow for selectable output current
from ~1.75 mA to ~7 mA.
The LVDS output polarity can be set as noninverting or
inverting, which allows for the adjustment of the relative
polarity of outputs within an application without requiring a
board layout change. Each LVDS output can be individually
powered down to save power.
SYNC PIN
INPUT TO CHANNEL DIVIDER
SYNC PIN
INPUT TO CHANNEL DIVIDER
INPUT TO VCO DIVIDER
CHANNEL DIVIDER
CHANNEL DIVIDER
OUTPUT CLOCKING
OUTPUT CLOCKING
CHANNEL DIVIDER
CHANNEL DIVIDER
INPUT TO CLK
OUTPUT OF
OUTPUT OF
Figure 39. SYNC Timing Pipeline Delay When the VCO Divider Is Used—CLK or VCO Is Input
Figure 40. SYNC Timing Pipeline Delay When the VCO Divider Is Not Used
1
1
14 TO 15 CYCLES AT CHANNEL DIVIDER INPUT + 1 CYCLE AT VCO DIVIDER INPUT
14 TO 15 CYCLES AT CHANNEL DIVIDER INPUT + 1 CYCLE AT CLK INPUT
2
2
3
3
CHANNEL DIVIDER OUTPUT STATIC
CHANNEL DIVIDER OUTPUT STATIC
Rev. 0 | Page 42 of 76
4
4
5
5
6
6
7
7
8
Figure 41. LVDS Output Simplified Equivalent Circuit with
8
9
9
10
10
3.5 mA Typical Current Source
11
3.5mA
3.5mA
11
12
12
13
13
14
OUT
OUT
14
1
1
OUTPUT CLOCKING
OUTPUT CLOCKING
CHANNEL DIVIDER
CHANNEL DIVIDER