AD9522-5BCPZ Analog Devices Inc, AD9522-5BCPZ Datasheet - Page 3
![12- Channel Clock Generator With Integra](/photos/6/50/65021/505-64-lfcsp_sml.jpg)
AD9522-5BCPZ
Manufacturer Part Number
AD9522-5BCPZ
Description
12- Channel Clock Generator With Integra
Manufacturer
Analog Devices Inc
Type
Clock Generator, Fanout Distributionr
Datasheet
1.AD9522-5BCPZ-REEL7.pdf
(76 pages)
Specifications of AD9522-5BCPZ
Pll
Yes
Input
CMOS, LVDS, LVPECL
Output
CMOS, LVDS
Number Of Circuits
1
Ratio - Input:output
2:12, 2:24
Differential - Input:output
Yes/Yes
Frequency - Max
2.4GHz
Divider/multiplier
Yes/No
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LFCSP
Frequency-max
800MHz
Ic Interface Type
I2C, SPI
Frequency
2.4GHz
No. Of Outputs
12
No. Of Multipliers / Dividers
4
Supply Voltage Range
3.135V To 3.465V
Digital Ic Case Style
LFCSP
No. Of Pins
64
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9522-5BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
EEPROM Operations ...................................................................... 52
REVISION HISTORY
12/08—Revision 0: Initial Version
SPI Serial Port Operation ........................................................... 48
SPI Instruction Word (16 Bits) .................................................. 49
SPI MSB/LSB First Transfers ..................................................... 49
Writing to the EEPROM ............................................................ 52
Reading from the EEPROM ...................................................... 52
Programming the EEPROM Buffer Segment .......................... 52
Data Transfer Format ............................................................. 47
I2C Serial Port Timing ............................................................ 47
Pin Descriptions ...................................................................... 48
SPI Mode Operation ............................................................... 48
Communication Cycle—Instruction Plus Data .................. 48
Write ......................................................................................... 48
Read .......................................................................................... 48
Register Section Definition Group ....................................... 53
Rev. 0 | Page 3 of 76
Thermal Performance ..................................................................... 54
Register Map .................................................................................... 55
Register Map Descriptions ............................................................. 60
Applications Information ............................................................... 73
Outline Dimensions ........................................................................ 75
Frequency Planning Using the AD9522 .................................. 73
Using the AD9522 Outputs for ADC Clock Applications .... 73
LVDS Clock Distribution ........................................................... 73
CMOS Clock Distribution ......................................................... 74
Ordering Guide ........................................................................... 75
IO_UPDATE (Operational Code 0x80) .............................. 53
End-of-Data (Operational Code 0xFF) ............................... 53
Pseudo-End-of-Data (Operational Code 0xFE) ................. 53
AD9522-5