AD9236BRUZ-80 Analog Devices Inc, AD9236BRUZ-80 Datasheet - Page 15

• Manufacturer Part Number: AD9236BRUZ-80
• Description: 12-BIT 3V 80 MSPS ADC
• Manufacturer: Analog Devices Inc

Specifications of AD9236BRUZ-80

• Number Of Bits: 12
• Sampling Rate (per Second): 80M
• Number Of Converters: 2
• Power Dissipation (max): 366mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 28-TSSOP (0.173", 4.40mm Width)
• Sampling Rate: 80MSPS
• Input Channel Type: Differential, Single Ended
• Supply Voltage Range - Analog: 2.7V To 3.6V
• Supply Current: 122mA
• Digital Ic Case Style: TSSOP
• No. Of Pins: 28
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

The SHA can be driven from a source that keeps the signal
peaks within the allowable range for the selected reference
voltage. The minimum and maximum common-mode input
levels are defined as:
The minimum common-mode input level allows the AD9236 to
accommodate ground referenced inputs.
Although optimum performance is achieved with a differential
input, a single-ended source can be applied to VIN+ or VIN–.
In this configuration, one input accepts the signal, while the
opposite input should be set to midscale by connecting it to an
appropriate reference. For example, a 2 V p-p signal can be
applied to VIN+ while a 1 V reference is applied to VIN–. The
AD9236 then accepts an input signal varying between 2 V and
0 V. In the single-ended configuration, distortion performance
can degrade significantly as compared to the differential case.
However, the effect is less noticeable at lower input frequencies.
Differential Input Configurations
As previously detailed, optimum performance is achieved while
driving the AD9236 in a differential input configuration. For
baseband applications, the AD8138 differential driver provides
excellent performance and a flexible interface to the ADC. The
output common-mode voltage of the AD8138 is easily set to
AVDD/2, and the driver can be configured in a Sallen-Key filter
topology to provide band limiting of the input signal.
At input frequencies in the second Nyquist zone and above, the
performance of most amplifiers is not adequate to achieve the
true performance of the AD9236. This is especially true in IF
undersampling applications where frequencies in the 70 MHz
to 100 MHz range are being sampled. For these applications,
differential transformer coupling is the recommended input
configuration. The value of the shunt capacitor is dependent
on the input frequency and source impedance and should be
reduced or removed. An example is shown in
VCM
VCM
1V p-p
0.1μF
Figure 28. Differential Input Configuration Using the AD8138
MIN
MAX
1kΩ
1kΩ
=
=
49.9Ω
VREF
(
AVDD
2
499Ω
523Ω
2
+
VREF
AD8138
499Ω
499Ω
)
33Ω
33Ω
20pF
Figure 29.
VIN+
VIN–
AD9236
AGND
AVDD
03066-0-013
Rev. B | Page 15 of 36
The signal characteristics must be considered when selecting
a transformer. Most RF transformers saturate at frequencies
below a few MHz, and excessive signal power can also cause
core saturation, which leads to distortion.
Single-Ended Input Configuration
A single-ended input can provide adequate performance in
cost-sensitive applications. In this configuration, there is a
degradation in SFDR and distortion performance due to the
large input common-mode swing (see Figure 14). However, if
the source impedances on each input are matched, there should
be little effect on SNR performance. Figure 30 details a typical
single-ended input configuration.
CLOCK INPUT CONSIDERATIONS
Typical high speed ADCs use both clock edges to generate a
variety of internal timing signals, and as a result can be sensitive
to clock duty cycle. Commonly a 5% tolerance is required on
the clock duty cycle to maintain dynamic performance
characteristics. The AD9236 contains a clock
duty cycle stabilizer (DCS) that retimes the nonsampling edge,
providing an internal clock signal with a nominal 50% duty
cycle. This allows a wide range of clock input duty cycles
without affecting the performance of the AD9236. As shown in
Figure 22, noise and distortion performance is nearly flat for a
30% to 70% duty cycle with the DCS on.
The duty cycle stabilizer uses a delay-locked loop (DLL) to
create the nonsampling edge. As a result, any changes to the
sampling frequency require approximately 100 clock cycles to
allow the DLL to acquire and lock to the new rate.
2V p-p
2V p-p
Figure 29. Differential Transformer-Coupled Configuration
Figure 30. Single-Ended Input Configuration
49.9 Ω
49.9Ω
10 μ F
+
0.33 μ F
0.1μF
0.1 μ F
1k Ω
1k Ω
1k Ω
1k Ω
1kΩ
1kΩ
33Ω
33Ω
20pF
20pF
33 Ω
33 Ω
VIN+
VIN–
AD9236
VIN+
VIN–
AVDD
AGND
AD9236
AGND
AVDD
AD9236
03600-0-014
03600-A-015