CDB5461AU Cirrus Logic Inc, CDB5461AU Datasheet - Page 29
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CDB5461AU
Manufacturer Part Number
CDB5461AU
Description
Eval Bd Sngl Phase Power/Energy
Manufacturer
Cirrus Logic Inc
Specifications of CDB5461AU
Main Purpose
Power Management, Energy/Power Meter
Embedded
Yes, MCU, 8-Bit
Utilized Ic / Part
CS5461A
Primary Attributes
1-Phase, Energy-to-Frequency Output
Secondary Attributes
GUI, USB, SPI, Microwire Interfaces
Processor To Be Evaluated
CS5461A, C8051F320
Interface Type
USB
Operating Supply Voltage
5 V
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant, Contains lead / RoHS non-compliant
Other names
598-1552
6.10 Status Register and Mask Register ( Status , Mask )
DS661F2
Address: 15 (Status); 26 (Mask)
Default =
The Status Register indicates status within the chip. In normal operation, writing a '1' to a bit will cause the bit
to reset. Writing a '0' to a bit will not change it’s current state.
The Mask Register is used to control the activation of the INT pin. Placing a logic '1' in a Mask bit will allow the
corresponding bit in the Status Register to activate the INT pin when the status bit is asserted.
CRDY
IOR
VOR
IROR
VROR
EOR
TUP
TOD
VOD (IOD)
LSD
VSAG
DRDY
DRDY
TUP
IC
23
15
7
0x000001 (Status Register), 0x000000 (Mask Register)
IROR
TOD
22
14
brations, this bit indicates the end of a calibration sequence.
due to an input above full scale.
lates due to an input above full scale. The level at which the modulator oscillates is significantly
higher than the voltage (current) channel’s differential input voltage range.
Note:
old (PMLO), with respect to AGND pin. The LSD bit cannot be reset until the voltage at PFMON
pin rises back above the high-voltage threshold (PMHI).
tus Register has not been successfully read.
Data Ready. During conversions, this bit will indicate the end of computation cycles. For cali-
Conversion Ready. Indicates a new conversion is ready. This will occur at the output word rate.
Current Out of Range. Set when the Instantaneous Current Register overflows.
Voltage Out of Range. Set when the Instantaneous Voltage Register overflows.
I
Energy Out of Range. Set when P
Temperature Updated. Indicates the Temperature Register has updated.
Modulator oscillation detected on the temperature channel. Set when the modulator oscillates
Modulator oscillation detected on the voltage (current) channel. Set when the modulator oscil-
Low Supply Detect. Set when the voltage at the PFMON pin falls below the low-voltage thresh-
Indicates a voltage sag has occurred.
Invalid Command. Normally logic 1. Set to logic 0 if an invalid command is received or the Sta-
V
6
RMS
RMS
Out of Range. Set when the I
Out of Range. Set when the V
The IOD and VOD bits may be ‘falsely’ triggered by very brief voltage spikes from the
power line. This event should not be confused with a DC overload situation at the in-
puts, when the IOD and VOD bits will re-assert themselves even after being cleared,
multiple times.
VROR
21
13
5
CRDY
EOR
VOD
20
12
4
ACTIVE
RMS
RMS
See Section 5.5 Voltage Sag-detect Feature
Register overflows.
Register overflows.
overflows.
IOD
19
11
3
LSD
18
10
2
VSAG
IOR
17
9
1
CS5461A
on page 19.
VOR
16
IC
8
0
29