ADNS-9500 Avago Technologies US Inc., ADNS-9500 Datasheet - Page 30

no-image

ADNS-9500

Manufacturer Part Number
ADNS-9500
Description
Ultimate Gaming Laser Sensor
Manufacturer
Avago Technologies US Inc.
Datasheet

Specifications of ADNS-9500

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADNS-9500
Manufacturer:
Richwave
Quantity:
1 200
Configuration_II
Access: R/W
Data Type: Bit Field.
USAGE: This register is used to change configuration of sensor.
30
Bit
Field
Field Name
F_Rest[1:0]
Rest_En
NAGC
Fixed_FR
Rpt_Mod
Bit[1:0]
When the sensor is put into Force Rest function via F_Rest[1:0], the operation mode of sensor will change from
current mode to the next desired Rest mode and stay at the desired Rest mode until the Force Rest mode is
released. Once Force Rest mode is released, the sensor will resume to normal operation from the desired Rest
mode and auto downshift to the next level of Rest modes if no motion or recover to Run mode if motion is
detected.
For example:
Current mode
Run
Run
Run
7
F_Rest
1
Next desired
mode
Rest1
Rest2
Rest3
6
F_Rest
Description
Puts chip into Rest mode
00 = Normal operation
01 = Force Rest1
10 = Force Rest2
11 = Force Rest3
Enable Rest mode
0 = Normal operation without REST modes
1 = REST modes enabled
Disable AGC. Shutter value will be set to the value in the Shutter_Maximum_Bound registers.
0 = no, AGC is active
1 = yes, AGC is disabled
Fixed frame rate (disable automatic frame rate control). When this bit is set the frame rate will be
set by the value in the Frame_Period_Maximum_Bound registers.
0 = automatic frame rate
1 = fixed frame rate
Select CPI reporting mode.
0 = XY axes CPI setting in sync
1 = CPI setting independently for X-axis and Y-axis. Configuration_I register sets X-axis resolution,
while Configuration_V register sets Y-axis resolution.
Must be set to 00
0
Force Rest mode
action
Force Rest1
F_Rest[1:0] = 01
Force Rest2
F_Rest[1:0] = 10
Force Rest3
F_Rest[1:0] = 11
Address: 0x10
Reset Value: 0x00
5
Rest_En
4
NAGC
After Force Rest mode is released (F_Rest[1:0] = 00)
Resume to normal operation from REST1, auto downshift to Rest2,
then Rest3 in sequence if no motion or back to Run mode if motion
detected.
Resume to normal operation from REST2, auto downshift to Rest3 if
no motion or back to Run mode if motion detected.
Resume to normal operation from REST3, stay in Rest3 if no motion
or back to Run mode if motion detected.
3
Fixed_FR
2
Rpt_Mod
1
0
0
0

Related parts for ADNS-9500