APDS-9300-020 Avago Technologies US Inc., APDS-9300-020 Datasheet - Page 11

IC SENSOR AMBIENT LIGHT 6CHIPLED

APDS-9300-020

Manufacturer Part Number
APDS-9300-020
Description
IC SENSOR AMBIENT LIGHT 6CHIPLED
Manufacturer
Avago Technologies US Inc.
Type
Chipr
Datasheet

Specifications of APDS-9300-020

Wavelength
640nm, 940nm
Output Type
I²C™
Package / Case
6CHIPLED
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 30 C
Output Current
20mA
Sensor Output
Digital
Supply Voltage Range Dc
2.4V To 3V
External Depth
2.2mm
External Width
2.6mm
Leaded Process Compatible
Yes
Length/height, External
0.55mm
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
516-2134-2
Timing Register (1h)
The TIMING register controls both the integration time and the gain of the ADC channels. A common set of control bits
is provided that controls both ADC channels. The TIMING register defaults to 02h at power on.
Table 5. Timing Register
Integration time is dependent on the INTEG FIELD VALUE and the internal clock frequency. Nominal integration times
and respective scaling between integration times scale proportionally as shown in Table 6. See Note 5 and Note 6 on
page 4 for detailed information regarding how the scale values were obtained.
Table 6. Integration Time
The manual timing control feature is used to manually start and stop the integration time period. If a particular integra-
tion time period is required that is not listed in Table 6, then this feature can be used. For example, the manual timing
control can be used to synchronize the APDS-9300 device with an external light source (e.g. LED). A start command to
begin integration can be initiated by writing a 1 to this bit field. Correspondingly, the integration can be stopped by
simply writing a 0 to the same bit field.
11
Reset Value:
Field
Resv
GAIN
MANUAL
Resv
INTEG
Integ Field Value
00
01
10
11
1h
BIT
7-5
4
3
2
1:0
Resv
7
0
Description
Reserved. Write as 0.
Switches gain between low gain and high gain modes.
Writing a 0 selects low gain (1x);
Writing a 1 selects high gain (16x).
Manual timing control.
Writing a 1 begins an integration cycle.
Writing a 0 stops an integration cycle.
NOTE: This field only has meaning when INTEG = 11.
It is ignored at all other times.
Reserved. Write as 0.
Integrate time. This field selects the integration time for each conversion.
Scale
0.034
0.252
1
--
Resv
6
0
Resv
5
0
Nominal Integration Time
13.7 ms
101 ms
402 ms
N/A
GAIN
4
0
MANUAL
3
0
Resv
2
0
1
1
INTEG
0
0
TIMING

Related parts for APDS-9300-020