LM93CIMT National Semiconductor, LM93CIMT Datasheet - Page 20

no-image

LM93CIMT

Manufacturer Part Number
LM93CIMT
Description
Microprocessor Support IC
Manufacturer
National Semiconductor
Datasheets

Specifications of LM93CIMT

Peak Reflow Compatible (260 C)
No
Supply Voltage Max
3.6V
Leaded Process Compatible
No
Supply Voltage Min
3V
Operating Temperature Min
0��C
Package / Case
56-TSSOP
Operating Temperature Max
85°C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM93CIMT
Manufacturer:
NSC
Quantity:
101
Part Number:
LM93CIMT
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
LM93CIMT/NOPB
Manufacturer:
Intersil
Quantity:
169
Part Number:
LM93CIMTX
Quantity:
179
Part Number:
LM93CIMTX
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
LM93CIMTX/NOPB
Manufacturer:
NSC
Quantity:
400
www.national.com
14.0 SMBus Interface
14.5.2 Block Command Code Summary
Block command codes control the block read and write operations of the LM93 as summarized in the following table:
14.5.3 Write Operations
The LM93 supports the following SMBus write protocols.
14.5.3.1 Write Byte
In this operation the master device sends an address byte and one data byte to the slave device, as follows:
1. The master device asserts a START condition.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device asserts ACK.
4. The master sends a command code (register address).
5. The slave asserts ACK.
6. The master sends the data byte.
7. The slave asserts ACK.
8. The master asserts a STOP condition to end the transaction.
14.5.3.2 Write Word
In this operation the master device sends an address byte and two data bytes to the slave device, as follows:
1. The master device asserts a START condition.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device asserts ACK.
4. The master sends a command code (register address).
5. The slave asserts ACK.
6. The master sends the low data byte.
7. The slave asserts ACK.
8. The master sends the high data byte.
9. The slave asserts ACK.
10. The master asserts a STOP condition to end the transaction.
Command Code Name
Block Write Command
Block Read Command
Fixed Block 0
Fixed Block 1
Fixed Block 2
Fixed Block 3
Fixed Block 4
Fixed Block 5
Fixed Block 6
Fixed Block 7
Fixed Block 8
Fixed Block 9
Fixed Block 10
Fixed Block 11
1
S
2
Slave
Address
1
S
2
Slave
Address
W
(Continued)
Value
FBh
FCh
FDh
F0h
F1h
F2h
F3h
F4h
F5h
F6h
F7h
F8h
F9h
FAh
3
A
W
4
Register
Address
3
A
SMBus Block Write Command Code
SMBus Block Write/Read Process Call
Fixed Block Read Command Code: address 40h, size 8 bytes
Fixed Block Read Command Code: address 48h, size 8 bytes
Fixed Block Read Command Code: address 50h, size 6 bytes
Fixed Block Read Command Code: address 56h, size 16 bytes
Fixed Block Read Command Code: address 67h, size 4 bytes
Fixed Block Read Command Code: address 6Eh, size 8 bytes
Fixed Block Read Command Code: address 78h, size 12 bytes
Fixed Block Read Command Code: address 90h, size 32 bytes
Fixed Block Read Command Code: address B4h, size 8 bytes
Fixed Block Read Command Code: address C8h, size 8 bytes
Fixed Block Read Command Code: address D00h, size 16 bytes
Fixed Block Read Command Code: address E5h, size 9 bytes
4
Register
Address
5
A
20
6
Data Byte
Low
5
A
6
Data
Byte
7
A
Description
7
A
8
Data Byte
High
8
P
9
A
10
P

Related parts for LM93CIMT