P89LPC9103FTK NXP Semiconductors, P89LPC9103FTK Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
P89LPC9103FTK
Manufacturer Part Number
P89LPC9103FTK
Description
MCU 8BIT 80C51 1K FLASH, HVSON-10
Manufacturer
NXP Semiconductors
Datasheet
1.P89LPC9103FTK.pdf
(61 pages)
Specifications of P89LPC9103FTK
Controller Family/series
(8051) 8052
Core Size
8bit
No. Of I/o's
8
Program Memory Size
1KB
Ram Memory Size
128Byte
Cpu Speed
18MHz
Oscillator Type
Internal Only
No. Of Timers
4
No. Of Pwm
RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
P89LPC9103FTK
Manufacturer:
BROADCOM
Quantity:
201
Company:
Part Number:
P89LPC9103FTKЈ¬115
Manufacturer:
NXP
Quantity:
910
NXP Semiconductors
Table 6.
P89LPC9102_9103_9107_3
Product data sheet
Symbol
P1.0 to P1.2,
P1.5
P1.0/TXD
P1.1/RXD
P1.2/T0
P1.5/RST
V
V
SS
DD
P89LPC9107 pin description
Pin
6
9
7
3
4
10
Type
I/O
I/O
O
I/O
I
I/O
I/O
I
I
I
I
Description
Port 1: Port 1 is an I/O port with a user-configurable output type. During reset Port 1
latches are configured in the input-only mode with the internal pull-up disabled. The
operation of the configurable Port 1 pins as inputs and outputs depends upon the port
configuration selected. Each of the configurable port pins are programmed
independently. Refer to
characteristics”
All pins have Schmitt triggered inputs.
Port 1 also provides various special functions as described below:
P1.0 — Port 1 bit 0.
TXD — Serial port transmitter data.
P1.1 — Port 1 bit 1.
RXD — Serial port receiver data.
P1.2 — Port 1 bit 2.
T0 — Timer/counter 0 external count input or overflow/PWM output.
P1.5 — Port 1 bit 5 (input-only).
RST — External Reset input during Power-on or if selected via UCFG1. When
functioning as a reset input a LOW on this pin resets the microcontroller, causing I/O
ports and peripherals to take on their default states, and the processor begins
execution at address 0. When using an oscillator frequency above 12 MHz, the
reset input function of P1.5 must be enabled. An external circuit is required to
hold the device in reset at power-up until V
When system power is removed V
operating voltage. When using an oscillator frequency above 12 MHz, in some
applications, an external brownout detect circuit may be required to hold the
device in reset when V
Ground: 0 V reference.
Power supply: This is the power supply voltage for normal operation as well as Idle
mode and Power-down mode.
…continued
Rev. 03 — 10 July 2007
8-bit microcontrollers with two-clock accelerated 80C51 core
for details. P1.5 is input-only.
Section 8.12.1 “Port configurations”
DD
falls below the minimum specified operating voltage.
P89LPC9102/9103/9107
DD
will fall below the minimum specified
DD
has reached its specified level.
and
Table 12 “Static
© NXP B.V. 2007. All rights reserved.
14 of 61