NRF24L01G NORDIC SEMICONDUCTOR, NRF24L01G Datasheet
NRF24L01G
Specifications of NRF24L01G
Related parts for NRF24L01G
NRF24L01G Summary of contents
Page 1
Single Chip 2.4GHz Transceiver Product Specification Key Features • Worldwide 2.4GHz ISM band operation • 2Mbps on air data rate • Ultra low power operation • 11.3mA TX at 0dBm output power • 12.3mA RX at 2Mbps ...
Page 2
... Liability disclaimer Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein. All application information is advisory and does not form part of the specification. ...
Page 3
Product Specification Writing Conventions This product specification follows a set of typographic rules that makes the document consistent and easy to read. The following writing conventions are used: • Commands, bit state conditions, and register names are written in ...
Page 4
Contents 1 Introduction ............................................................................................... 7 1.1 Features ............................................................................................... 8 1.2 Block diagram ...................................................................................... 9 2 Pin Information.......................................................................................... 10 2.1 Pin assignment..................................................................................... 10 2.2 Pin functions......................................................................................... 11 3 Absolute maximum ratings ...................................................................... 12 4 Operating conditions ................................................................................ 13 5 Electrical specifications ...
Page 5
Product Specification 7.5.1 Auto Acknowledgement ................................................................... 29 7.5.2 Auto Retransmission (ART) ............................................................. 29 7.6 Enhanced ShockBurst flowcharts ........................................................ 31 7.6.1 PTX operation.................................................................................. 31 7.6.2 PRX operation ................................................................................. 33 7.7 Multiceiver ............................................................................................ 35 7.8 Enhanced ShockBurstTM timing .......................................................... 38 7.9 ...
Page 6
Configuration ........................................................................................ 68 Appendix D - Application example .......................................................... 69 PCB layout examples ........................................................................... 70 Appendix E - Stationary disturbance detection ..................................... 74 Revision 2.0 nRF24L01 Product Specification Page ...
Page 7
Product Specification 1 Introduction The nRF24L01 is a single chip 2.4GHz transceiver with an embedded baseband protocol engine (Enhanced ShockBurst™), designed for ultra low power wireless applications. The nRF24L01 is designed for operation in the world wide ISM frequency ...
Page 8
Features Features of the nRF24L01 include: • Radio Worldwide 2.4GHz ISM band operation 126 RF channels Common RX and TX pins GFSK modulation 1 and 2Mbps air data rate 1MHz non-overlapping channel spacing at 1Mbps 2MHz non-overlapping channel spacing ...
Page 9
Product Specification 1.2 Block diagram RF Transmitter TX PA Filter RF Receiver ANT1 RX LNA Filter ANT2 XC1 RF Synthesiser XC2 Revision 2.0 Baseband TX FIFOs GFSK Modulator Enhanced ShockBurst Baseband Engine GFSK Demodulator RX FIFOs Power Management Radio ...
Page 10
Pin Information 2.1 Pin assignment CE 1 CSN 2 SCK 3 MOSI 4 MISO 5 Figure 2. nRF24L01 pin assignment (top view) for the QFN20 4x4 package Revision 2.0 nRF24L01 Product Specification nRF24L01 QFN20 ...
Page 11
Product Specification 2.2 Pin functions Pin Name CSN 3 SCK 4 MOSI 5 MISO 6 IRQ 7 VDD 8 VSS 9 XC2 10 XC1 11 VDD_PA 12 ANT1 13 ANT2 14 VSS 15 VDD 16 IREF ...
Page 12
Absolute maximum ratings Note: Exceeding one or more of the limiting values may cause permanent damage to nRF24L01. Operating conditions Supply voltages VDD VSS Input voltage V I Output voltage V O Total Power Dissipation P (T =85°C) D ...
Page 13
Product Specification 4 Operating conditions Symbol Parameter (condition) Supply voltage VDD Supply voltage if input signals >3.6V VDD TEMP Operating Temperature Revision 2.0 Notes Table 3. Operating conditions Page Min. Typ. Max. Units 1.9 3.0 3.6 ...
Page 14
Electrical specifications Conditions: VDD = +3V, VSS = 0V, T 5.1 Power consumption Symbol Parameter (condition) Idle modes I Supply current in power down VDD_PD I Supply current in standby-I mode VDD_ST1 I Supply current in standby-II mode VDD_ST2 ...
Page 15
Product Specification 5.2 General RF conditions Symbol Parameter (condition) f Operating frequency OP PLL PLL Programming resolution res f Crystal frequency XTAL Δf Frequency deviation @ 1Mbps 1M Δf Frequency deviation @ 2Mbps 2M R Air Data rate GFSK ...
Page 16
Receiver operation Symbol Parameter (condition) RX Maximum received signal at <0.1% BER max RX Sensitivity (0.1%BER) @2Mbps SENS RX Sensitivity at (0.1%BER) @1Mbps SENS RX selectivity according to ETSI EN 300 440-1 V1.3.1 (2001-09) page 27 C/I C/I Co-channel ...
Page 17
Product Specification 5.5 Crystal specifications Symbol Parameter (condition) Fxo Crystal Frequency ΔF Tolerance C Equivalent parallel capacitance 0 C Load capacitance L ESR Equivalent Series Resistance a. Frequency accuracy including; tolerance Frequency regulations in certain regions ...
Page 18
DC characteristics Symbol Parameter (condition) V HIGH level input voltage IH V LOW level input voltage the input signal >3.6V, the Symbol Parameter (condition) V HIGH level output voltage ( LOW level output voltage ...
Page 19
Product Specification 6 Radio Control This chapter describes the different modes the nRF24L01 radio transceiver can operate in and the param- eters used to control the radio. The nRF24L01 has a built-in state machine that controls the transitions between ...
Page 20
Legend: Undefined Undefined Recommended operating mode Possible operating mode Transition state Recommended path between operating modes Possible path between operating modes Pin signal condition Bit state condition PWR_DN = 1 System information TX FIFO empty 6.1.2 ...
Page 21
Product Specification The register values are maintained during standby modes and the SPI may be activated. For start up time see Table 13. on page 22. 6.1.4 RX mode The RX mode is an active mode where the nRF24L01 ...
Page 22
In this operating mode if the sible retransmits are carried out. The transmission continues as long as the TX FIFO is refilled. If the TX FIFO is empty when the mission of a packet is started as soon as ...
Page 23
Product Specification 6.3 RF channel frequency The RF channel frequency determines the center of the channel used by the nRF24L01. The channel occupies a bandwidth of 1MHz at 1Mbps and 2MHz at 2Mbps. nRF24L01 can operate on frequencies from ...
Page 24
Enhanced ShockBurst™ Enhanced ShockBurst™ packet based data link layer. It features automatic packet assembly and tim- ing, automatic acknowledgement and re-transmissions of packets. Enhanced ShockBurst™ enables the implementation of ultra low power, high performance communication with low ...
Page 25
Product Specification 7.3 Enhanced Shockburst The format of the Enhanced ShockBurst™ packet is described in this chapter. The Enhanched Shock- Burst™ packet contains a preamble field, address field, packet control field, payload field and a CRC field. Figure 4. ...
Page 26
Coding: 000000 = 0 byte (only used in empty ACK packets.) 100000 = 32 byte, 100001 = Don’t care. This field is only used if the Dynamic Payload Length function is enabled. 7.3.3.2 PID (Packet identification) The 2 bit PID ...
Page 27
Product Specification With DPL feature the nRF24L01 can decode the payload length of the received packet automatically instead of using the RX_PW_Px registers. The MCU can read the length of the received payload by using the R_RX_PL_WID command. In ...
Page 28
With static packet length the Enhanced ShockBurst™ will capture the packet according to the length given by the RX_PW register. With DPL Enhanced ShockBurst™ captures the packet according to the payload lenght field in the packet control field. After capturing ...
Page 29
Product Specification 7.5.1 Auto Acknowledgement Auto acknowledgment is a function that automatically transmits an ACK packet to the PTX after it has received and validated a packet. The auto acknowledgement function reduces the load of the system MCU and ...
Page 30
TX FIFO and the CE pin is low. If the ACK packet is not received, nRF24L01 goes back to TX mode after a delay defined by ARD ...
Page 31
Product Specification 7.6 Enhanced ShockBurst flowcharts This section shows flowcharts for PTX and PRX operation in Enhanced ShockBurst™. ShockBurst™ oper- ation is marked with a dashed square in the flow charts. 7.6.1 PTX operation The flowchart in Figure 8. ...
Page 32
NO_ACK flag is set not set, the nRF24L01 enters RX mode to receive an ACK packet. If the received ACK packet is empty, only the TX_DS IRQ is asserted. If the ACK packet contains ...
Page 33
Product Specification 7.6.2 PRX operation The flowchart in Figure 9. shows how a nRF24L01 configured as a PRX behaves after entering standby-I mode. ShockBurst operation Figure 9. PRX operations in Enhanced ShockBurst™ You activate PRX mode by setting the ...
Page 34
If the No_ACK flag is not set in the received packet, the PRX enters TX mode. If there is a pending payload in the TX FIFO it is attached to the ACK packet. After the ACK packet is ...
Page 35
Product Specification 7.7 Multiceiver Multiceiver is a feature used in RX mode that contains a set of 6 parallel data pipes with unique addresses. A data pipe is a logical channel in the physical RF channel. Each data pipe ...
Page 36
Note: Always ensure that none of the data pipes have the same address. Each pipe can have byte configurable address. Data pipe 0 has a unique 5 byte address. Data pipes 1-5 share the 4 most significant ...
Page 37
Product Specification The PRX, using multiceiver and Enhanced ShockBurst™, receives packets from more than one PTX. To ensure that the ACK packet from the PRX is transmitted to the correct PTX, the PRX takes the data pipe address where ...
Page 38
Enhanced ShockBurst This section describes the timing sequence of Enhanced ShockBurst™ and how all modes are initiated and operated. The Enhanced ShockBurst™ timing is controlled through the Data and Control interface. The nRF24L01 can be set to static modes ...
Page 39
Product Specification >10us T 130us UL PTX SPI UL PTX CE PTX IRQ PTX MODE Standby 1 PLL Lock PRX MODE PLL Lock Standby 1 PRX IRQ PRX CE PRX SPI 130us Figure 14. Timing of Enhanced ShockBurst™ for ...
Page 40
Enhanced ShockBurst This section describes how several scenarios for the Enhanced ShockBurst™ automatic transaction han- dling. The call outs in this section’s figures indicate the IRQs and other events. For MCU activity the event may be placed at a ...
Page 41
Product Specification 7.9.2 Single transaction with a lost packet Figure 16 scenario where a retransmission is needed due to loss of the first packet transmit. After the packet is transmitted, the PTX enters RX mode to receive ...
Page 42
Single transaction with ACK payload packet Figure 18 scenario of the basic auto acknowledgement with payload. After the packet is transmitted by the PTX and received by the PRX the ACK packet with payload is transmitted from ...
Page 43
Product Specification 7.9.6 Two transactions with ACK payload packet and the first ACK packet lost. MCU PTX UL1 UL2 No address detected. Auto retransmit delay RX off to save current elapsed 1 130us PTX TX:PID=1 RX ARD PRX RX ...
Page 44
Compatibility with ShockBurst™ The nRF24L01 can have the Enhanced ShockBurst™ feature disabled in order to be backward compatible with the nRF2401A, nRF24E1, nRF2402 and nRF24E2. Disabling the Enhanced ShockBurst™ features is done by setting register EN_AA=0x00 and the ARC ...
Page 45
Product Specification 8 Data and Control Interface The data and control interface gives you access to all the features in the nRF24L01. The data and control interface consists of the following six 5Volt tolerant digital signals: • IRQ (this ...
Page 46
Command Command name word (binary) 000A AAAA R_REGISTER 001A AAAA W_REGISTER 0110 0001 R_RX_PAYLOAD 1010 0000 W_TX_PAYLOAD 1110 0001 FLUSH_TX 1110 0010 FLUSH_RX 1110 0011 REUSE_TX_PL 0101 0000 ACTIVATE 0110 0000 a R_RX_PL_WID a 1010 1PPP W_ACK_PAYLOAD Revision 2.0 nRF24L01 ...
Page 47
Product Specification Command Command name word (binary) 1011 000 W_TX_PAYLOAD_NO a ACK 1111 1111 NOP a. To activate this feature use the ACTIVATE SPI command followed by data 0x73. The corresponding bits in the register shown in FEATURE Table ...
Page 48
CSN SCK MOSI MISO CSN Tcc SCK Tdc MOSI Tcsd MISO Figure 26. shows the R and C pull load Pin of nRF24L01 Revision 2.0 nRF24L01 Product Specification C2 C1 ...
Page 49
Product Specification Symbol Parameters Tdc Data to SCK Setup Tdh SCK to Data Hold Tcsd CSN to Data Valid Tcd SCK to Data Valid Tcl SCK Low Time Tch SCK High Time Fsck SCK Frequency Tr,Tf SCK Rise and ...
Page 50
Symbol Parameters Tdc Data to SCK Setup Tdh SCK to Data Hold Tcsd CSN to Data Valid Tcd SCK to Data Valid Tcl SCK Low Time Tch SCK High Time Fsck SCK Frequency Tr,Tf SCK Rise and Fall Tcc CSN ...
Page 51
Product Specification 8.4 Data FIFO The data FIFOs are used to store payload that is transmitted (TX FIFO) or payload that is received and ready to be clocked out (RX FIFO). The FIFOs are accessible in both PTX mode ...
Page 52
Interrupt The nRF24L01 has an active low interrupt (IRQ) pin. The IRQ pin is activated when TX_DS IRQ, RX_DR IRQ or MAX_RT IRQ are set high by the state machine in the STATUS register. The IRQ pin resets when ...
Page 53
Product Specification 9 Register Map You can configure and control the radio chip by accessing the register map through the SPI by using read and write commands. 9.1 Register map table All undefined bits in the table below are ...
Page 54
Address Mnemonic Bit (Hex) ERX_P3 ERX_P2 ERX_P1 ERX_P0 03 SETUP_AW Reserved 7:2 1 SETUP_RETR 7:4 ARD 3:0 ARC 05 RF_CH Reserved 6:0 RF_CH 06 RF_SETUP Reserved 7:5 PLL_LOCK RF_DR 2:1 RF_PWR LNA_HCURR Revision 2.0 nRF24L01 Product Specification Reset ...
Page 55
Product Specification Address Mnemonic Bit (Hex) 07 STATUS Reserved RX_DR TX_DS MAX_RT RX_P_NO TX_FULL 08 OBSERVE_TX PLOS_CNT ARC_CNT 09 CD Reserved CD 0A 39:0 RX_ADDR_P0 0B 39:0 0xC2C2C RX_ADDR_P1 0C RX_ADDR_P2 0D RX_ADDR_P3 0E RX_ADDR_P4 0F RX_ADDR_P5 Revision 2.0 ...
Page 56
Address Mnemonic Bit (Hex) 10 39:0 TX_ADDR 11 RX_PW_P0 Reserved 7:6 5:0 RX_PW_P0 12 RX_PW_P1 Reserved 7:6 5:0 RX_PW_P1 13 RX_PW_P2 Reserved 7:6 5:0 RX_PW_P2 14 RX_PW_P3 Reserved 7:6 5:0 RX_PW_P3 15 RX_PW_P4 Reserved 7:6 Revision 2.0 nRF24L01 Product Specification ...
Page 57
Product Specification Address Mnemonic Bit (Hex) RX_PW_P4 16 RX_PW_P5 Reserved RX_PW_P5 17 FIFO_STATUS Reserved TX_REUSE TX_FULL TX_EMPTY Reserved RX_FULL RX_EMPTY N/A 255:0 c ACK_PLD N/A 255:0 TX_PLD Revision 2.0 Reset Type Value 5:0 0 R/W Number of bytes in ...
Page 58
Address Mnemonic Bit (Hex) N/A 255:0 RX_PLD 1C c DYNPD Reserved 7:6 DPL_P5 DPL_P4 DPL_P3 DPL_P2 DPL_P1 DPL_P0 1D c FEATURE Reserved 7:3 EN_DPL d EN_ACK_PAY EN_DYN_ACK a. This is the time the PTX is waiting for an ACK packet ...
Page 59
Product Specification 10 Peripheral RF Information This chapter describes peripheral circuitry and PCB layout requirements that are important for achieving optimum RF performance from the nRF24L01. 10.1 Antenna output The ANT1 and ANT2 output pins provide a balanced RF ...
Page 60
The nRF24L01 crystal oscillator is amplitude regulated recommended to use an input signal larger than 0.4V-peak to achieve low current consumption and good signal-to-noise ratio when using an external clock. XC2 is not used and can be left ...
Page 61
Product Specification 11 Mechanical specifications nRF24L01 uses the QFN20 4x4 package, with matt tin plating. Revision 2.0 Page ...
Page 62
Package Type A Saw QFN20 Min 0.80 (4x4 mm) Typ. 0.85 Max 0.95 a. BSC: Basic Spacing between Centers, ref. JEDEC standard 95, page 4.17-11/A Revision 2.0 nRF24L01 Product Specification D/E 0.00 0.02 0.20 0.20 min 4.0 ...
Page 63
Product Specification 12 Ordering information Ordering code nRF24L01-REEL 2/1Mbps Transceiver 20 pin QFN 4x4 Tape and reel nRF24L01-REEL7 2/1Mbps Transceiver 20 pin QFN 4x4 Tape and reel nRF24L01 2/1Mbps Transceiver 20 pin QFN 4x4 nRF24L01-EVKIT 2 node evaluation a. ...
Page 64
Glossary of Terms Term ACK ART CE CLK CRC CSN ESB GFSK IRQ ISM LNA LSB LSByte Mbps MCU MISO MOSI MSB MSByte PCB PID PLD PRX PTX PWR_DWN PWR_UP RoHS RX RX_DR SPI TX TX_DS Revision 2.0 nRF24L01 ...
Page 65
Product Specification Appendix A - Enhanced ShockBurst™ - Configuration and Communi- cation Example Enhanced ShockBurst™ Transmitting Payload 1. The configuration bit PRIM_RX has to be low. 2. When the application MCU has data to transmit, the address for the ...
Page 66
RX_DR is high. RX_P_NO in STATUS register indicates what data pipe the payload has been received in auto acknowledgement is enabled, an ACK packet is transmitted back, unless the NO_ACK bit is set in the received packet. ...
Page 67
Product Specification Appendix B - Configuration for compatibility with nRF24XX How to setup nRF24L01 to receive from an nRF2401/nRF2402/nRF24E1/nRF24E2: 1. Use the same CRC configuration as the nRF2401/nRF2402/nRF24E1/nRF24E2 2. Set the PWR_UP and PRIM_RX bit Disable ...
Page 68
Appendix C - Carrier wave output power The output power of a radio is a critical factor for achieving wanted range. Output power is also the first test criteria needed to qualify for all telecommunication regulations. Configuration 1. Set PWR_UP ...
Page 69
Product Specification Appendix D - Application example nRF24L01 with single ended matching network crystal, bias resistor, and decoupling capacitors. C7 33nF 0402 VDD C9 C8 1nF 10nF U1 0402 0402 CSN 2 nRF24L01 CSN SCK 3 ...
Page 70
PCB layout examples Figure 31. on page 70, Figure 32. on page 71 the application schematic in Figure 30. on page A double-sided FR-4 board of 1.6mm thickness is used. This PCB has a ground plane on the bottom layer. ...
Page 71
Product Specification Figure 32. Top layer (nRF24L01 RF layout with single ended connection to PCB antenna and 0402 size Figure 33. Bottom layer (nRF24L01 RF layout with single ended connection to PCB antenna and 0402 The nest figure (Figure ...
Page 72
Product Specification Figure 34. Top Overlay (Module with OFM crystal and SMA connector) Figure 35. Top Layer (Module with OFM crystal and SMA connector) Revision 2.0 Page ...
Page 73
Product Specification Figure 36. Bottom Layer (Module with OFM crystal and SMA connector) Revision 2.0 Page ...
Page 74
Product Specification Appendix E - Stationary disturbance detection In Enhanced ShockBurst™ recommended to use the Carrier Detect functionality only when the PTX device does not succeed to get packets through, as indicated by the MAX_RT IRQ for ...