LPC2106FBD48/01 NXP Semiconductors, LPC2106FBD48/01 Datasheet - Page 21

• Manufacturer Part Number: LPC2106FBD48/01
• Description: IC, MCU, 32BIT, 128K FLASH, 48LQFP
• Manufacturer: NXP Semiconductors

Specifications of LPC2106FBD48/01

• Controller Family/series: ARM7
• No. Of I/o's: 32
• Ram Memory Size: 64KB
• Cpu Speed: 60MHz
• No. Of Timers: 3
• No. Of Pwm: RoHS Compliant
• Core Size: 32bit
• Program Memory Size: 128KB
• Oscillator Type: Internal, External

NXP Semiconductors
LPC2104_2105_2106_7
Product data sheet
6.17.1 Features
6.18.1 Crystal oscillator
6.18.2 PLL
6.18 System control
With double edge controlled PWM outputs, specific match registers control the rising and
falling edge of the output. This allows both positive going PWM pulses (when the rising
edge occurs prior to the falling edge), and negative going PWM pulses (when the falling
edge occurs prior to the rising edge).
The oscillator supports crystals in the range of 1 MHz to 25 MHz. The oscillator output
frequency is called FOSC and the ARM processor clock frequency is referred to as CCLK
for purposes of rate equations, etc. FOSC and CCLK are the same value unless the PLL
is running and connected. Refer to
The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input
frequency is multiplied up into the range of 10 MHz to 60 MHz with a Current Controlled
Oscillator (CCO). The multiplier can be an integer value from 1 to 32 (in practice, the
multiplier value cannot be higher than 6 on this family of microcontrollers due to the upper
frequency limit of the CPU). The CCO operates in the range of 156 MHz to 320 MHz, so
there is an additional divider in the loop to keep the CCO within its frequency range while
the PLL is providing the desired output frequency. The output divider may be set to divide
•
•
•
•
•
•
•
•
Seven match registers allow up to six single edge controlled or three double edge
controlled PWM outputs, or a mix of both types.
The match registers also allow:
– Continuous operation with optional interrupt generation on match.
– Stop timer on match with optional interrupt generation.
– Reset timer on match with optional interrupt generation.
Supports single edge controlled and/or double edge controlled PWM outputs. Single
edge controlled PWM outputs all go HIGH at the beginning of each cycle unless the
output is a constant LOW. Double edge controlled PWM outputs can have either edge
occur at any position within a cycle. This allows for both positive going and negative
going pulses.
Pulse period and width can be any number of timer counts. This allows complete
flexibility in the trade-off between resolution and repetition rate. All PWM outputs will
occur at the same repetition rate.
Double edge controlled PWM outputs can be programmed to be either positive going
or negative going pulses.
Match register updates are synchronized with pulse outputs to prevent generation of
erroneous pulses. Software must “release” new match values before they can become
effective.
May be used as a standard timer if the PWM mode is not enabled.
A 32-bit Timer/Counter with a programmable 32-bit Prescaler.
Rev. 07 — 20 June 2008
Section 6.18.2 “PLL”
LPC2104/2105/2106
Single-chip 32-bit microcontrollers
for additional information.
© NXP B.V. 2008. All rights reserved.
21 of 41