AIS326DQ STMicroelectronics, AIS326DQ Datasheet - Page 20
![IC ACCELEROMETER 3-AXIS 28-QFN](/photos/38/65/386551/qfpn28_sml.jpg)
AIS326DQ
Manufacturer Part Number
AIS326DQ
Description
IC ACCELEROMETER 3-AXIS 28-QFN
Manufacturer
STMicroelectronics
Datasheet
1.AIS326DQ.pdf
(51 pages)
Specifications of AIS326DQ
Axis
X, Y, Z
Acceleration Range
±2g, 6g
Sensitivity
1024LSB/g, 340LSB/g
Voltage - Supply
3 V ~ 3.6 V
Output Type
Digital
Bandwidth
40Hz ~ 2.56kHz Selectable
Interface
SPI
Mounting Type
Surface Mount
Package / Case
28-QFN
Sensing Axis
X, Y, Z
Acceleration
2 g, 6 g
Digital Output - Number Of Bits
12 bit
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
Supply Current
0.67 mA
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
- 40 C
Digital Output - Bus Interface
SPI
Mounting Style
SMD/SMT
Shutdown
Yes
Operating Supply Voltage (min)
3V
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Operating Temperature (min)
-40C
Operating Temperature (max)
105C
Operating Temperature Classification
Industrial
Product Depth (mm)
7mm
Product Length (mm)
7mm
Mounting
Surface Mount
Pin Count
28
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AIS326DQ
Manufacturer:
ST
Quantity:
20 000
Digital interface
5.1.1
20/51
of CS while the last bit (bit 15, bit 23, ...) starts at the last falling edge of SPC just before the
rising edge of CS.
bit 0: RW bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0)
from the device is read. In latter case, the chip will drive SDO at the start of bit 8.
bit 1: MS bit. When 0, the address will remain unchanged in multiple read/write commands.
When 1, the address will be auto increased in multiple read/write commands.
bit 2-7: address AD(5:0). This is the address field of the indexed register.
bit 8-15: data DI(7:0) (write mode). This is the data that will be written into the device (MSb
first).
bit 8-15: data DO(7:0) (read mode). This is the data that will be read from the device (MSb
first).
In multiple read/write commands further blocks of 8 clock periods will be added. When MS
bit is 0 the address used to read/write data remains the same for every block. When MS bit
is ‘1’ the address used to read/write data is increased at every block.
The function and the behavior of SDI and SDO remain unchanged.
SPI Read
Figure 6.
The SPI Read command is performed with 16 clock pulses. Multiple byte read command is
performed adding blocks of 8 clock pulses at the previous one.
bit 0: READ bit. The value is 1.
bit 1: MS bit. When 0 do not increment address, when 1 increment address in multiple
reading.
bit 2-7: address AD(5:0). This is the address field of the indexed register.
bit 8-15: data DO(7:0) (read mode). This is the data that will be read from the device (MSb
first).
bit 16-... : data DO(...-8). Further data in multiple byte reading.
SPI read protocol
SDO
SPC
SDI
CS
RW
MS
Doc ID 14956 Rev 4
AD5 AD4 AD3 AD2 AD1 AD0
DO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0
AIS326DQ