A3P400-PQG208 Actel, A3P400-PQG208 Datasheet - Page 100
![no-image](/images/manufacturer_photos/0/0/8/actel_sml.jpg)
A3P400-PQG208
Manufacturer Part Number
A3P400-PQG208
Description
FPGA - Field Programmable Gate Array 400K System Gates
Manufacturer
Actel
Datasheet
1.A3P1000-FGG144.pdf
(218 pages)
Specifications of A3P400-PQG208
Processor Series
A3P400
Core
IP Core
Maximum Operating Frequency
350 MHz
Number Of Programmable I/os
194
Data Ram Size
55296
Delay Time
11.1 ns
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
A3PE-Proto-Kit, A3PE-Brd1500-Skt, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
400 K
Package / Case
PQFP-208
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A3P400-PQG208I
Manufacturer:
Microsemi SoC
Quantity:
10 000
- Current page: 100 of 218
- Download datasheet (7Mb)
ProASIC3 DC and Switching Characteristics
Figure 2-26 • Timing Model and Waveforms
Table 2-106 • Register Delays
2- 86
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Note:
CLK
Data
EN
Out
PRE
CLKQ
SUD
HD
SUE
HE
CLR2Q
PRE2Q
REMCLR
RECCLR
REMPRE
RECPRE
WCLR
WPRE
CKMPWH
CKMPWL
CLR
For specific junction temperature and voltage supply levels, refer to
Commercial-Case Conditions: T
Timing Characteristics
Clock-to-Q of the Core Register
Data Setup Time for the Core Register
Data Hold Time for the Core Register
Enable Setup Time for the Core Register
Enable Hold Time for the Core Register
Asynchronous Clear-to-Q of the Core Register
Asynchronous Preset-to-Q of the Core Register
Asynchronous Clear Removal Time for the Core Register
Asynchronous Clear Recovery Time for the Core Register
Asynchronous Preset Removal Time for the Core Register
Asynchronous Preset Recovery Time for the Core Register
Asynchronous Clear Minimum Pulse Width for the Core Register
Asynchronous Preset Minimum Pulse Width for the Core Register
Clock Minimum Pulse Width High for the Core Register
Clock Minimum Pulse Width Low for the Core Register
50%
50%
t
SUE
t
HE
50%
t
CLKQ
50%
t
SUD
0
t
HD
t
PRE2Q
50%
50%
Description
J
50%
t
= 70°C, Worst-Case VCC = 1.425 V
WPRE
50%
50%
50%
t
t
RECPRE
WCLR
R e visio n 9
50%
t
50%
50%
CLR2Q
50%
t
RECCLR
Table 2-6 on page 2-6
50%
t
CKMPWH
0.55 0.63 0.74
0.43 0.49 0.57
0.00 0.00 0.00
0.45 0.52 0.61
0.00 0.00 0.00
0.40 0.45 0.53
0.40 0.45 0.53
0.00 0.00 0.00
0.22 0.25 0.30
0.00 0.00 0.00
0.22 0.25 0.30
0.22 0.25 0.30
0.22 0.25 0.30
0.32 0.37 0.43
0.36 0.41 0.48
t
50%
–2
REMPRE
for derating values.
t
CKMPWL
50%
–1
Std. Units
50%
50%
t
REMCLR
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Related parts for A3P400-PQG208
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![A3P400-FG144I](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
A3P400-FG144I
Manufacturer:
Actel
Datasheet:
![A3P400-FGG144I](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
FBGA 144/I°/A3P400-FGG144I
Manufacturer:
Actel
Datasheet:
![A3P400-FGG144](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 400K System Gates
Manufacturer:
Actel
Datasheet:
![A3P400-FGG484](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 400K System Gates
Manufacturer:
Actel
Datasheet:
![A3P400-FGG256](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 400K System Gates
Manufacturer:
Actel
Datasheet:
![A3P400-1PQG208I](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
PQFP 208/FPGA, 9216 CLBS, 400000 GATES, 350 MHz
Manufacturer:
Actel
![A3P400-2FG144I](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
BGA 144/IC,FPGA,9216-CELL,CMOS
Manufacturer:
Actel
Datasheet: