A000046 Arduino, A000046 Datasheet - Page 219

• Manufacturer Part Number: A000046
• Description: MCU, MPU & DSP Development Tools Uno
• Manufacturer: Arduino
• Series: -r
• Type: MCUr

Specifications of A000046

• Processor To Be Evaluated: ATmega328
• Interface Type: USB, I2C, SPI
• Dimensions: 2.7 in x 2.1 in
• Operating Supply Voltage: 5 V
• Contents: Board
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: ATmega328

8161D–AVR–10/09
• Different masters may use different SCL frequencies. A scheme must be devised to
The wired-ANDing of the bus lines is used to solve both these problems. The serial clocks from
all masters will be wired-ANDed, yielding a combined clock with a high period equal to the one
from the Master with the shortest high period. The low period of the combined clock is equal to
the low period of the Master with the longest low period. Note that all masters listen to the SCL
line, effectively starting to count their SCL high and low time-out periods when the combined
SCL line goes high or low, respectively.
Figure 21-7. SCL Synchronization Between Multiple Masters
Arbitration is carried out by all masters continuously monitoring the SDA line after outputting
data. If the value read from the SDA line does not match the value the Master had output, it has
lost the arbitration. Note that a Master can only lose arbitration when it outputs a high SDA value
while another Master outputs a low value. The losing Master should immediately go to Slave
mode, checking if it is being addressed by the winning Master. The SDA line should be left high,
but losing masters are allowed to generate a clock signal until the end of the current data or
address packet. Arbitration will continue until only one Master remains, and this may take many
bits. If several masters are trying to address the same Slave, arbitration will continue into the
data packet.
masters have started transmission at the same time should not be detectable to the slaves, i.e.
the data being transferred on the bus must not be corrupted.
synchronize the serial clocks from all masters, in order to let the transmission proceed in a
lockstep fashion. This will facilitate the arbitration process.
SCL from
SCL from
Master A
Master B
SCL Bus
Line
TA
Counting Low Period
ATmega48PA/88PA/168PA/328P
low
Masters Start
TB
low
TA
Counting High Period
high
Masters Start
TB
high
219