ATMEGA128A-AN Atmel, ATMEGA128A-AN Datasheet - Page 173

• Manufacturer Part Number: ATMEGA128A-AN
• Description: IC MCU AVR 128K FLASH 64TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA128A-AN

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: EBI/EMI, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 53
• Program Memory Size: 128KB (64K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-TQFP
• Core: AVR8
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

19.5.2
19.5.3
8151H–AVR–02/11
SPSR - SPI Status Register
SPDR - SPI Data Register
Table 19-4.
• Bit 7 – SPIF: SPI Interrupt Flag
When a serial transfer is complete, the SPIF flag is set. An interrupt is generated if SPIE in
SPCR is set and global interrupts are enabled. If SS is an input and is driven low when the SPI is
in Master mode, this will also set the SPIF flag. SPIF is cleared by hardware when executing the
corresponding interrupt handling vector. Alternatively, the SPIF bit is cleared by first reading the
SPI Status Register with SPIF set, then accessing the SPI Data Register (SPDR).
• Bit 6 – WCOL: Write COLlision flag
The WCOL bit is set if the SPI Data Register (SPDR) is written during a data transfer. The
WCOL bit (and the SPIF bit) are cleared by first reading the SPI Status Register with WCOL set,
and then accessing the SPI Data Register.
• Bit 5:1 – Reserved
These bits are reserved bits in the ATmega128A and will always read as zero.
• Bit 0 – SPI2X: Double SPI Speed Bit
When this bit is written logic one the SPI speed (SCK Frequency) will be doubled when the SPI
is in Master mode (see
clock periods. When the SPI is configured as Slave, the SPI is only guaranteed to work at f
or lower.
The SPI interface on the ATmega128A is also used for program memory and EEPROM down-
loading or uploading. See
The SPI Data Register is a Read/Write Register used for data transfer between the register file
and the SPI Shift Register. Writing to the register initiates data transmission. Reading the regis-
ter causes the Shift Register Receive buffer to be read.
Bit
Read/Write
Initial Value
Bit
Read/Write
Initial Value
SPI2X
1
1
1
Relationship Between SCK and the Oscillator Frequency (Continued)
MSB
SPIF
R/W
X
R
7
7
0
WCOL
Table
R/W
SPR1
X
6
R
page 303
6
0
0
1
1
19-4). This means that the minimum SCK period will be 2 CPU
R/W
X
5
R
5
–
0
for SPI Serial Programming and verification.
R/W
4
X
SPR0
R
4
–
0
1
0
1
R/W
3
X
R
3
–
0
SCK Frequency
f
f
f
osc
osc
osc
R/W
/
/
/
64
8
32
X
2
R
2
–
0
R/W
ATmega128A
X
1
R
1
–
0
LSB
R/W
SPI2X
R/W
X
0
0
0
Undefined
SPDR
SPSR
osc
173
/4