XRT75R03IVTR Exar Corporation, XRT75R03IVTR Datasheet - Page 43

no-image

XRT75R03IVTR

Manufacturer Part Number
XRT75R03IVTR
Description
IC LIU E3/DS3/STS-1 3CH 128LQFP
Manufacturer
Exar Corporation
Datasheet

Specifications of XRT75R03IVTR

Lead Free Status / RoHS Status
Contains lead / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XRT75R03IVTR
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
XRT75R03IVTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
xr
xr
xr
xr
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
FUNCTIONAL DESCRIPTION:
Figure 1 shows the functional block diagram of the device. Each channel can be independently configured
either by Hardware Mode or by Host Mode to support E3, DS3 or STS-1 modes. A detailed operation of each
section is described below.
Each channel consists of the following functional blocks:
The Transmitter Section, within each Channel, accepts TTL/CMOS level signals from the Terminal Equipment
in selectable data formats.
F
F
5.0 THE TRANSMITTER SECTION:
IGURE
IGURE
Convert the CMOS level B3ZS or HDB3 encoded data into pulses with shapes that are compliant with the
various industry standard pulse template requirements. Figures 7, 8 and 9 illustrate the pulse template
requirements.
Encode the un-encoded NRZ data into either B3ZS format for (DS3 or STS-1) or HDB3 format (for E3) and
convert to pulses with shapes and width that are compliant with industry standard pulse template
requirements. Figures 7, 8 and 9 illustrate the pulse template requirements.
In Single-Rail or un-encoded Non-Return-to-Zero (NRZ) mode, data is input via TPData_n pins while
TNData_n pins must be grounded. The NRZ or Single-Rail mode is selected when the SR/DR input pin is
“High” (in Hardware Mode) or bit 0 of channel control register is “1” (in Host Mode). Figure 12 illustrates the
Single-Rail or NRZ format.
In Dual-Rail mode, data is input via TPData_n and TNData_n pins. TPData_n contains positive data and
TNData_n contains negative data. The SR/DR input pin = “Low” (in Hardware Mode) or bit 0 of channel
register = “0” (in Host Mode) enables the Dual-Rail mode. Figure 13 illustrates the Dual-Rail data format.
TPData
TNData
TPData
13. S
14. D
TxClk
TxClk
Data
0
Data
0
INGLE
UAL
-R
-R
AIL
AIL OR
D
ATA
NRZ D
F
ORMAT
ATA
1
1
(
ENCODER AND DECODER ARE DISABLED
F
ORMAT
(E
NCODER AND
40
1
1
D
ECODER ARE
)
E
NABLED
0
0
)
XRT75R03
REV. 1.0.8

Related parts for XRT75R03IVTR