M24LR64-RMB6T/2 STMicroelectronics, M24LR64-RMB6T/2 Datasheet - Page 28

13.56MHZ 64KBIT EEPROM UFDFPN8

M24LR64-RMB6T/2

Manufacturer Part Number
M24LR64-RMB6T/2
Description
13.56MHZ 64KBIT EEPROM UFDFPN8
Manufacturer
STMicroelectronics
Datasheet

Specifications of M24LR64-RMB6T/2

Featured Product
STM32 Cortex-M3 Companion Products
Rf Type
Read / Write
Frequency
13.56MHz
Features
64 Kbit EEPROM
Package / Case
8-MLP, 8-UFDFPN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-10485-2
M24LR64-RMR6T/2
M24LW64-RMB6T/2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M24LR64-RMB6T/2
Manufacturer:
ST
0
System memory area
Figure 8.
4.5.2
28/128
Device select code = 1010 1 E1 E0
Ack generated during 9
Device select
Validation
code 09h
code
I
I
The I
password system area. This command is used in I
value. It cannot be used to update any of the RF passwords. After the write cycle, the new
I
after issuing a valid I
On delivery, the I
Following a Start condition, the bus master sends a device select code with the Read/Write
bit (RW) reset to 0 and the Chip Enable bit E2 at 1. The device acknowledges this, as shown
in
responds to each address byte with an acknowledge bit, and then waits for the 4 password
data bytes, the validation code, 07h, and a resend of the 4 password data bytes. The most
significant byte of the password is sent first, followed by the least significant bytes.
It is necessary to send twice the 32-bit password to prevent any data corruption during the
write sequence. If the two 32-bit passwords sent are not exactly the same, the M24LR64-R
does not modify the I
When the bus master generates a Stop condition immediately after the Ack bit (during the
10
does not trigger the internal write cycle.
During the internal write cycle, Serial Data (SDA) is disabled internally, and the device does
not respond to any requests.
2
2
2
C Present Password command
C password value is automatically activated. The I
C Write Password command description
Figure
th
R/W
Ack
bit time slot), the internal write cycle is triggered. A Stop condition at any other time
2
Ack
C Write Password command is used to write a 32-bit block into the M24LR64-R I
Password
address 09h
[31:24]
Password
9, and waits for the two I
th
bit time slot.
Ack
2
C default password value is set to 0000 0000h and is activated.
Ack
2
Password
2
address 00h
C Present Password command.
[23:16]
C password value.
Password
Ack
Doc ID 15170 Rev 12
Ack
Password
2
C password address bytes, 09h and 00h. The device
Password
[15:8]
[31:24]
Ack
Ack
Password
Password
[7:0]
[23:16]
2
C mode to update the I
2
C password value can only be modified
Ack
Ack
Password
[15:8]
Ack
2
Password
C password
[7:0]
M24LR64-R
ai15125b
Ack
2
C

Related parts for M24LR64-RMB6T/2