MPC8377EWLANA Freescale Semiconductor, MPC8377EWLANA Datasheet - Page 49

no-image

MPC8377EWLANA

Manufacturer Part Number
MPC8377EWLANA
Description
ACCESS POINT/ROUTER MPC8377
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MPC8377EWLANA

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Figure 29
Freescale Semiconductor
At recommended operating conditions OV
SD Card Output Hold
Note:
1
2
3
4
The symbols used for timing specifications herein follow the pattern of t
(reference)(state)
symbolizes eSDHC full mode speed device timing (SFS) input (I) to go invalid (X) with respect to the clock reference (K) going
to high (H). Also t
to the output (O) going valid (V) or data output valid time. Note that, in general, the clock reference symbol representation is
based on five letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with
the appropriate letter: R (rise) or F (fall).
Measured at capacitive load of 40 pF.
For reference only, according to the SD card specifications.
Average, for reference only.
provides the eSDHC clock input timing diagram.
operational mode
External Clock
for inputs and t
Table 43. eSDHC AC Timing Specifications for High-Speed Mode (continued)
SFSKHOV
eSDHC
MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4
Parameter
symbolizes eSDHC full speed timing (SFS) for the clock reference (K) to go high (H), with respect
(first three letters of functional block)(reference)(state)(signal)(state)
Figure 29. eSDHC Clock Input Timing Diagram
DD
VM
= 3.3 V ± 165 mV.
VM = Midpoint Voltage (OVDD/2)
t
SHSCK
VM
Symbol
t
OH
VM
1
(first three letters of functional block)(signal)(state)
Enhanced Secure Digital Host Controller (eSDHC)
t
Min
2.5
SHSCK
t
for outputs. For example, t
SHSCKR
L
t
Max
SHSCKH
t
SHSCKF
Unit
ns
SFSIXKH
Notes
3
49

Related parts for MPC8377EWLANA