MC9328MX1DVM20 Freescale Semiconductor, MC9328MX1DVM20 Datasheet - Page 35

IC MCU I.MX 200MHZ 256-MAPBGA

MC9328MX1DVM20

Manufacturer Part Number
MC9328MX1DVM20
Description
IC MCU I.MX 200MHZ 256-MAPBGA
Manufacturer
Freescale Semiconductor
Series
i.MX1r
Datasheet

Specifications of MC9328MX1DVM20

Core Processor
ARM9
Core Size
32-Bit
Speed
200MHz
Connectivity
EBI/EMI, I²C, MMC, SmartCard, SPI, SSI, UART/USART, USB
Peripherals
DMA, I²S, LCD, POR, PWM, WDT
Number Of I /o
110
Program Memory Type
ROMless
Voltage - Supply (vcc/vdd)
1.7 V ~ 3.3 V
Oscillator Type
External
Operating Temperature
-30°C ~ 70°C
Package / Case
256-MAPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Ram Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9328MX1DVM20
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9328MX1DVM20R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
4.4.3
The External Interface Module (EIM) is the interface to devices external to the i.MX1, including
generation of chip-selects for external peripherals and memory. The timing diagram for the EIM is shown
in
Freescale Semiconductor
Note:
1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns)
2. CS5 assertion can be controlled by CSA bits. EB assertion also can be programmable by WEA bits in CS5L register.
3. Address becomes valid and RW asserts at the start of write access cycle.
4.The external wait input requirement is eliminated when CS5 is programmed to use internal wait state.
Figure
Number
10
11
12
13
1
2
3
4
5
6
7
8
9
Table 16. WAIT Write Cycle DMA Enabled: WSC = 111111, DTACK_SEL=1, HCLK=96MHz
5, and
EIM External Bus Timing
EB assertion time
CS5 pulse width
RW negated before CS5 is negated
Address inactived after CS negated
Wait asserted after CS5 asserted
Wait asserted to RW negated
Data hold timing after RW negated
Data ready after CS5 is asserted
CS deactive to next CS active
EB negate after CS negate
Wait becomes low after CS5 asserted
Wait pulse width
CS5 assertion time
Table 12
Characteristic
defines the parameters of signals.
MC9328MX1 Technical Data, Rev. 7
See note 2
See note 2
1.5T+0.74
Minimum
2.5T-0.29
T+2.15
24.87
3T
1T
T
0
Functional Description and Application Information
3.0 ± 0.3 V
Maximum
2.5T+0.68
1.5T+2.35
2T+7.34
1020T
1019T
1020T
0.93
T
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
35

Related parts for MC9328MX1DVM20