MCF5307FT90B Freescale Semiconductor, MCF5307FT90B Datasheet - Page 201

no-image

MCF5307FT90B

Manufacturer Part Number
MCF5307FT90B
Description
IC MPU 32BIT COLDF 90MHZ 208FQFP
Manufacturer
Freescale Semiconductor
Series
MCF530xr
Datasheets

Specifications of MCF5307FT90B

Core Processor
Coldfire V3
Core Size
32-Bit
Speed
90MHz
Connectivity
EBI/EMI, I²C, UART/USART
Peripherals
DMA, POR, WDT
Number Of I /o
16
Program Memory Type
ROMless
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
208-FQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5307FT90B
Manufacturer:
ON
Quantity:
51
Part Number:
MCF5307FT90B
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MCF5307FT90B
Quantity:
5 510
Part Number:
MCF5307FT90B
Manufacturer:
MOTOLOLA
Quantity:
650
Part Number:
MCF5307FT90B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5307FT90B
Manufacturer:
FREESCALE
Quantity:
20 000
7.4.2 RSTI Timing
Figure 7-4 shows PLL timing during reset. As shown, RSTI must be asserted for at least 80
CLKIN cycles to give the MCF5307 time to begin its initialization sequence. At this time,
the configuration pins should be asserted (D[3:2] for FREQ[1:0] and D[1:0] for
DIVIDE[1:0]), meeting the minimum setup and hold times to RSTI given in Chapter 20,
“Electrical Specifications.”
On the rising edge of BCLKO before the rising edge of RSTI, the data on D[7:0] is latched
and the PLL begins ramping to its final operating frequency. During this ramp and lock
time, BCLKO and PSTCLK are held low. The PLL locks in about 2.2 mS with a 45-MHz
CLKIN, at which time BCLKOand PSTCLK begin normal operation in the specified mode.
The PLL requires 100,000 CLKIN cycles to guarantee PLL lock. To allow for reset of
external peripherals requiring a clock source, RSTO remains asserted for a number of
BCLKO cycles, as shown in Figure 7-4.
BCLKO (/2)
BCLKO (/3)
BCLKO (/4)
PSTCLK
CLKIN
PCLK
NOTE:
Figure 7-3. CLKIN, PCLK, PSTCLK, and BCLKO Timing
The clock signals are shown with edges aligned to show frequency relationships only.
Actual signal edges have some skew between them.
Freescale Semiconductor, Inc.
For More Information On This Product,
Chapter 7. Phase-Locked Loop (PLL)
Go to: www.freescale.com
Timing Relationships
7-5

Related parts for MCF5307FT90B