DSPIC30F5016-20I/PT Microchip Technology, DSPIC30F5016-20I/PT Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
DSPIC30F5016-20I/PT
Manufacturer Part Number
DSPIC30F5016-20I/PT
Description
IC DSPIC MCU/DSP 66K 80TQFP
Manufacturer
Microchip Technology
Series
dsPIC™ 30Fr
Datasheets
1.DSPIC30F2011-20ISO.pdf
(66 pages)
2.DSPIC30F5011T-20IPT.pdf
(34 pages)
3.DSPIC30F6010T-20IPF.pdf
(6 pages)
4.DSPIC30F5016-20IPT.pdf
(100 pages)
Specifications of DSPIC30F5016-20I/PT
Core Processor
dsPIC
Core Size
16-Bit
Speed
20 MIPS
Connectivity
CAN, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT
Number Of I /o
68
Program Memory Size
66KB (22K x 24)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-TFQFP
For Use With
AC164320 - MODULE SKT MPLAB PM3 80TQFPAC30F007 - MODULE SKT FOR DSPIC30F 80TQFP
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Other names
DSPIC30F501620IPT
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPIC30F5016-20I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
8.
9.
2004 Microchip Technology Inc.
On page 4-10, Section 4.4.3 PSV Timing should
be replaced with the following:
On page 5-5, Table 5-1 NVMCON Register Values
should be replaced with the following:
Page 4-10, Section 4.4.3 PSV Timing
Page 5-5, Table 5-1 NVMCON Register
4.4.3 PSV Timing
4.4.3.1 Using PSV in a REPEAT Loop
4.4.3.2 PSV and Instruction Stalls
Values
Table 5-1:
Flash PM
Data EEPROM
Configuration Register
Instructions that use PSV will require two extra instruction cycles to complete execution, except
the following instructions that require only one extra cycle to complete execution:
The additional instruction cycles are used to fetch the PSV data on the program memory bus.
Instructions that use PSV within a REPEAT loop eliminate the extra instruction cycle(s) required
for the data access from program memory, hence incurring no overhead in execution time.
However, the following iterations of the REPEAT loop will incur an overhead of two instruction
cycles to complete execution:
Refer to Item 5 in this FRM Errata Document for more information about instruction stalls using
PSV.
Note:
-The MAC class of instructions with data pre-fetch operands
-All MOV instructions including the MOV.D instruction
-The first iteration
-The last iteration
-Instruction execution prior to exiting the loop due to an interrupt
-Instruction execution upon re-entering the loop after an interrupt is serviced
Memory Type
The device configuration registers may be written to a new value without performing
an erase cycle.
NVMCON Register Values for RTSP Program and Erase Operations
NVMCON Register Values
dsPIC30F Family Reference Manual
Erase
Program
Erase
Program
Write
Operation
(see Note)
.
1 row (32 instr. words)
1 row (32 instr. words)
1 data word
16 data words
1 data word
16 data words
1 config. register
Data Size
NVMCON Value
DS80169E-page 5
0x4041
0x4001
0x4044
0x4045
0x4004
0x4005
0x4008