HD64F2166VTE33 Renesas Electronics America, HD64F2166VTE33 Datasheet - Page 515

IC H8S MCU FLASH 512K 144-TQFP

HD64F2166VTE33

Manufacturer Part Number
HD64F2166VTE33
Description
IC H8S MCU FLASH 512K 144-TQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2100r
Datasheets

Specifications of HD64F2166VTE33

Core Processor
H8S/2000
Core Size
16-Bit
Speed
33MHz
Connectivity
I²C, IrDA, LPC, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
106
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
144-TQFP, 144-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2166VTE33V
Manufacturer:
Renesas
Quantity:
200
Part Number:
HD64F2166VTE33V
Manufacturer:
ON
Quantity:
75
Part Number:
HD64F2166VTE33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F2166VTE33V
Quantity:
120
(master output)
(master output)
(slave output)
User processing
ICDRR
ICDRF
SCL
SDA
SDA
IRTR
IRIC
Figure 15.12 Stop Condition Issuance Timing Example in Master Receive Mode
(master output)
(master output)
(slave output)
User processing
Master transmit mode
ICDRF
ICDRR
SCL
SDA
SDA
IRTR
IRIC
Bit 1
Data 1
Figure 15.11 Master Receive Mode Operation Timing Example
Data 2
7
[4] IRIC clear
Bit 0
A
9
8
[1] TRS cleared to 0
[6] ACKB set to 1
A
9
[3]
SCL is fixed low until ICDR is read
SCL is fixed low until ICDR is read
Master receive mode
[1] IRIC clear
Bit 7
1
[7] ICDR read
(MLS = WAIT = 0, HNDS = 1)
(MLS = WAIT = 0, HNDS = 1)
(Data 2)
Bit 7
Bit 6
1
2
Bit 6
Bit 5
2
3
Data 1
[2] ICDR read
Undefined value
Bit 5
(Dummy read)
Bit 4
3
Data 2
Data 3
4
Bit 4
Bit 3
4
5
Bit 3
Bit 2
5
6
SCL is fixed low until ICDR is read
Bit 2
Bit 1
6
7
[4] IRIC clear
Bit 1
Bit 0
[9] IRIC clear
7
8
Rev. 3.00, 03/04, page 473 of 830
Bit 0
[3]
A
8
9
SCL is fixed low until ICDR is read
[11] BBSY cleared to 0 and
(Stop condition instruction issuance)
A
[8]
9
SCP cleared to 0
[6] ICDR read
(Data 1)
Data 1
Stop condition generation
Bit 7
[10] ICDR read
1
Data 2
(Data 3)
Bit 6
2
Data 3

Related parts for HD64F2166VTE33