DF2148BFA20 Renesas Electronics America, DF2148BFA20 Datasheet - Page 519
DF2148BFA20
Manufacturer Part Number
DF2148BFA20
Description
IC H8S MCU FLASH 128K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2100r
Specifications of DF2148BFA20
Core Processor
H8S/2000
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, IrDA, SCI, X-Bus
Peripherals
PWM, WDT
Number Of I /o
74
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Other names
HD64F2148BFA20
HD64F2148BFA20
HD64F2148BFA20
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DF2148BFA20I
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
DF2148BFA20IV
Manufacturer:
VISHAY
Quantity:
8 001
Company:
Part Number:
DF2148BFA20IV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
DF2148BFA20V
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
DF2148BFA20V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
- Current page: 519 of 847
- Download datasheet (5Mb)
The reception procedure and operations in slave receive are described below.
1. Initialize the IIC as described in section 16.4.2, Initialization.
2. Confirm that the ICDRF flag is 0. If the ICDRF flag is set to 1, read the ICDR and then clear
3. When the start condition output by the master device is detected, the BBSY flag in ICCR is set
4. When the slave address matches in the first frame following the start condition, the device
5. At the 9th clock pulse of the receive frame, the slave device returns the data in the ACKB bit
6. At the rise of the 9th clock pulse, the IRIC flag is set to 1. If the IEIC bit has been set to 1, an
7. At the rise of the 9th clock pulse, the receive data is transferred from ICDRS to ICDRR,
8. Confirm that the STOP bit is cleared to 0 and clear the ICIC flag to 0.
9. If the next read data is the third last receive frame, wait for at least one frame time to set the
10. Confirm that the ICDRF flag is set to 1 and read ICDR. This clears the ICDRF flag to 0.
11. At the rise of the 9th clock pulse or when the receive data is transferred from IRDRS to
12. When the stop condition is detected (SDA is changed from low to high when SCL is high), the
13. Clear the IRIC flag to 0.
Receive operations can be performed continuously by repeating steps [9] to [13].
14. Confirm that the ICDRF flag is set to 1, and read ICDR.
15. Clear the IRIC flag.
Clear the MST and TRS bits to 0 to set slave receive mode, and set the HNDS and ACKB bits
to 0. Clear the IRIC flag in ICCR to 0 to see the end of reception.
the IRIC flag to 0.
to 1. The master device then outputs the 7-bit slave address and transmit/receive direction
(R/W) in synchronization with the transmit clock pulses.
operates as the slave device specified by the master device. If the 8th data bit (R/W) is 0, the
TRS bit remains cleared to 0, and slave transmit operation is performed. When the slave
address does not match, receive operation is halted until the next start condition is detected.
as an acknowledge signal.
interrupt request is sent to the CPU.
If the AASX bit has been set to 1, the IRTR flag is also set to 1.
setting the ICDRF flag to 1.
ACKB bit. Set the ACKB bit after the rise of the 9th clock pulse of the second last receive
frame.
ICDRR due to ICDR read operation, the IRIC and ICDRF flags are set to 1.
BBSY flag is cleared to 0 and the STOP or ESTP flag is set to 1. If the STOPIM bit has been
cleared to 0, the IRIC flag is set to 1. In this case, execute step [14] to read the last receive
data.
Section 16 I
Rev. 3.00 Mar 21, 2006 page 463 of 788
2
C Bus Interface (IIC) (Optional)
REJ09B0300-0300
Related parts for DF2148BFA20
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
0.6mm Pitch Board-to-Fine-Coaxial Cable Connectors
Manufacturer:
Hirose Electric
Datasheet:
Part Number:
Description:
0.6mm Pitch Board-to-fine-coaxial Cable Connectors
Manufacturer:
Hirose Electric
Datasheet:
Part Number:
Description:
0.6mm Pitch Board-to-fine-coaxial Cable Connectors
Manufacturer:
Hirose Electric
Datasheet:
Part Number:
Description:
Right angle, Two-piece for fine coaxial cable, Discrete wire connectors; HRS No: 687-0001-5 56; No. of Positions: 20; Connector Type: Board mounting; Contact Gender: Female; Contact Spacing (mm): 0.6; Terminal Pitch (mm): 0.6; PCB Mount Type: SMT; Cu
Manufacturer:
Hirose Electric
Part Number:
Description:
0.6mm Pitch Board-to-fine-coaxial Cable Connectors
Manufacturer:
Hirose Electric
Datasheet:
Part Number:
Description:
0.6mm Pitch Board-to-Fine-Coaxial Cable Connectors
Manufacturer:
HIROSE [Hirose Electric]
Datasheet:
Part Number:
Description:
KIT STARTER FOR M16C/29
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C/2D
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
R0K33062P STARTER KIT
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C/23 E8A
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C/25
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER H8S2456 SHARPE DSPLY
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C38C
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C35C
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8CL3AC+LCD APPS
Manufacturer:
Renesas Electronics America
Datasheet: