MC68HC11K1CFUE3 Freescale Semiconductor, MC68HC11K1CFUE3 Datasheet - Page 141

• Manufacturer Part Number: MC68HC11K1CFUE3
• Description: MCU 8-BIT 768 RAM 3MHZ 80-QFP
• Manufacturer: Freescale Semiconductor
• Series: HC11r

Specifications of MC68HC11K1CFUE3

• Core Processor: HC11
• Core Size: 8-Bit
• Speed: 3MHz
• Connectivity: SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 37
• Program Memory Type: ROMless
• Eeprom Size: 640 x 8
• Ram Size: 768 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 80-QFP
• Data Bus Width: 8 bit
• Data Ram Size: 768 B
• Interface Type: SCI, SPI
• Maximum Clock Frequency: 4 MHz
• Number Of Programmable I/os: 37
• Number Of Timers: 8
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8 bit, 8 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details

M68HC11K Family
MOTOROLA
NOTE:
Figure 6-7. System Configuration Options 2 Register (OPT2)
Address: $0007
Address: $0038
DDC[7:0] — Data Direction for Port C Bits
CWOM — Port C Wired-OR Mode Bit
IRVNE — Internal Read Visibility/Not E Bit
IRVNE can be written only once after reset. The default value of IRVNE
after reset is low.
Reset:
Reset:
Read:
Read:
Write:
Write:
In expanded modes, setting this bit drives MCU’s internal data bus on
port C.
In single-chip modes, setting this bit inhibits the E clock driver, and the
E pin is pulled low
Freescale Semiconductor, Inc.
Figure 6-6. Port C Data Direction Register (DDRC)
For More Information On This Product,
0 = Input
1 = Output
0 = Port C operates normally.
1 = Port C outputs are open drain.
0 = No internal read visibility on external data bus
1 = Data from internal reads is driven on port C.
0 = E clock drives the E pin.
1 = E pin is driven low.
1. Not available on KS devices
LIRDV
DDC7
Bit 7
Bit 7
0
0
Go to: www.freescale.com
Parallel Input/Output
CWOM
DDC6
6
0
6
0
STRCH
DDC5
5
0
5
0
(1)
IRVNE
DDC4
—
4
0
4
DDC3
LSBF
3
0
3
0
DDC2
SPR2
2
0
2
0
Parallel Input/Output
DDC1
XDV1
1
0
1
0
Technical Data
DDC0
XDV0
Bit 0
Bit 0
Port C
0
0
141