S9S08SG8E2MTJ Freescale Semiconductor, S9S08SG8E2MTJ Datasheet - Page 3

no-image

S9S08SG8E2MTJ

Manufacturer Part Number
S9S08SG8E2MTJ
Description
MCU 2K FLASH 20-TSSOP
Manufacturer
Freescale Semiconductor
Series
HCS08r
Datasheet

Specifications of S9S08SG8E2MTJ

Core Processor
HCS08
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, LIN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
16
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
20-TSSOP
Processor Series
S08SG
Core
HCS08
Data Bus Width
8 bit
Mounting Style
SMD/SMT
3rd Party Development Tools
EWS08
Development Tools By Supplier
DEMO9S08SG32, DEMO9S08SG32AUTO, DEMO9S08SG8, DEMO9S08SG8AUTO
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S08SG8E2MTJ
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
S9S08SG8E2MTJR
Manufacturer:
MICROCHIP
Quantity:
31 000
Part Number:
S9S08SG8E2MTJR
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
S9S08SG8E2MTJR
0
MC9S08SG8 Series Features
8-Bit HCS08 Central Processor Unit (CPU)
On-Chip Memory
Power-Saving Modes
Clock Source Options
System Protection
Development Support
• 40-MHz HCS08 CPU (central processor unit)
• HC08 instruction set with added BGND instruction
• Support for up to 32 interrupt/reset sources
• FLASH read/program/erase over full operating
• Random-access memory (RAM)
• Two very low power stop modes
• Reduced power wait mode
• Very low power real time interrupt for use in run,
• Oscillator (XOSC) — Loop-control Pierce
• Internal Clock Source (ICS) — Internal clock
• Watchdog computer operating properly (COP)
• Low-voltage detection with reset or interrupt;
• Illegal opcode detection with reset
• Illegal address detection with reset
• FLASH block protect
• Single-wire background debug interface
• Breakpoint capability to allow single breakpoint
• On-chip, in-circuit emulation (ICE) debug module
voltage and temperature
wait, and stop
oscillator; Crystal or ceramic resonator range of
31.25 kHz to 38.4 kHz or 1 MHz to 16MHz
source module containing a frequency-locked
loop (FLL) controlled by internal or external
reference; precision trimming of internal reference
allows 0.2% resolution and 2% deviation over
temperature and voltage; supports bus
frequencies from 2MHz to 20MHz.
reset with option to run from dedicated 1-kHz
internal clock source or bus clock
selectable trip points
setting during in-circuit debugging (plus two more
breakpoints in on-chip debug module)
containing two comparators and nine trigger
modes. Eight deep FIFO for storing
change-of-flow address and event-only data.
Debug module supports both tag and force
breakpoints.
Peripherals
Input/Output
Package Options
• ADC — 12-channel, 10-bit resolution, 2.5 μs
• ACMP — Analog comparator with selectable
• SCI — Full duplex non-return to zero (NRZ); LIN
• SPI — Full-duplex or single-wire bidirectional;
• IIC — Up to 100 kbps with maximum bus loading;
• MTIM — 8-bit modulo counter with 8-bit prescaler
• TPMx — Two 2-channel timer pwm modules
• RTC — (Real-time counter) 8-bit modulus counter
• 16 general purpose I/O pins (GPIOs)
• 8 interrupt pins with selectable polarity
• Ganged output option for PTB[5:2] and PTC[3:0];
• Hysteresis and configurable pull up device on all
• 20-TSSOP, 16-TSSOP, 8-SOIC
conversion time, automatic compare function,
temperature sensor, internal bandgap reference
channel; runs in stop3
interrupt on rising, falling, or either edge of
comparator output; compare option to fixed
internal bandgap reference voltage; output can be
optionally routed to TPM module; runs in stop3
master extended break generation; LIN slave
extended break detection; wake up on active edge
Double-buffered transmit and receive; Master or
Slave mode; MSB-first or LSB-first shifting
Multi-master operation; Programmable slave
address; Interrupt driven byte-by-byte data
transfer; supports broadcast mode and 10-bit
addressing
and overflow interrupt
(TPM1, TPM2); Selectable input capture, output
compare, or buffered edge- or center-aligned
PWM on each channel
with binary or decimal based prescaler; External
clock source for precise time base, time-of-day,
calendar or task scheduling functions; Free
running on-chip low power oscillator (1 kHz) for
cyclic wake-up without external components, runs
in all MCU modes
allows single write to change state of multiple pins
input pins; Configurable slew rate and drive
strength on all output pins.

Related parts for S9S08SG8E2MTJ