ATMEGA8A-AUR Atmel, ATMEGA8A-AUR Datasheet - Page 104

• Manufacturer Part Number: ATMEGA8A-AUR
• Description: MCU AVR 8KB FLASH 16MHZ 32TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA8A-AUR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 23
• Program Memory Size: 8KB (4K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 512 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

16.11.7
16.11.8
8159D–AVR–02/11
TIMSK
TIFR
(1)
(1)
– Timer/Counter Interrupt Flag Register
– Timer/Counter Interrupt Mask Register
Note:
• Bit 5 – TICIE1: Timer/Counter1, Input Capture Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Counter1 Input Capture Interrupt is enabled. The corresponding Interrupt
Vector
• Bit 4 – OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Counter1 Output Compare A match interrupt is enabled. The corresponding
Interrupt Vector
TIFR, is set.
• Bit 3 – OCIE1B: Timer/Counter1, Output Compare B Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Counter1 Output Compare B match interrupt is enabled. The corresponding
Interrupt Vector
TIFR, is set.
• Bit 2 – TOIE1: Timer/Counter1, Overflow Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Counter1 Overflow Interrupt is enabled. The corresponding Interrupt Vector
(see “Interrupts” on page
Note:
• Bit 5 – ICF1: Timer/Counter1, Input Capture Flag
This flag is set when a capture event occurs on the ICP1 pin. When the Input Capture Register
(ICR1) is set by the WGM13:0 to be used as the TOP value, the ICF1 Flag is set when the coun-
ter reaches the TOP value.
ICF1 is automatically cleared when the Input Capture Interrupt Vector is executed. Alternatively,
ICF1 can be cleared by writing a logic one to its bit location.
• Bit 4 – OCF1A: Timer/Counter1, Output Compare A Match Flag
This flag is set in the timer clock cycle after the counter (TCNT1) value matches the Output
Compare Register A (OCR1A).
Bit
Read/Write
Initial Value
Bit
Read/Write
Initial Value
(see “Interrupts” on page
1. This register contains interrupt control bits for several Timer/Counters, but only Timer1 bits are
1. This register contains flag bits for several Timer/Counters, but only Timer1 bits are described
described in this section. The remaining bits are described in their respective timer sections.
in this section. The remaining bits are described in their respective timer sections.
OCIE2
OCF2
R/W
R/W
7
0
7
0
(see “Interrupts” on page
(see “Interrupts” on page
TOIE2
TOV2
R/W
R/W
6
0
45) is executed when the TOV1 Flag, located in TIFR, is set.
6
0
45) is executed when the ICF1 Flag, located in TIFR, is set.
TICIE1
ICF1
R/W
R/W
5
0
5
0
OCIE1A
OCF1A
R/W
R/W
4
0
4
0
45) is executed when the OCF1A Flag, located in
45) is executed when the OCF1B Flag, located in
OCIE1B
OCF1B
R/W
R/W
3
0
3
0
TOIE1
TOV1
R/W
R/W
2
0
2
0
R
1
–
0
R
1
–
0
ATmega8A
TOIE0
TOV0
R/W
R/W
0
0
0
0
TIMSK
TIFR
104