C8051F017R Silicon Laboratories Inc, C8051F017R Datasheet - Page 147

IC 8051 MCU 32K FLASH 32LQFP

C8051F017R

Manufacturer Part Number
C8051F017R
Description
IC 8051 MCU 32K FLASH 32LQFP
Manufacturer
Silicon Laboratories Inc
Series
C8051F01xr
Datasheets

Specifications of C8051F017R

Core Processor
8051
Core Size
8-Bit
Speed
25MHz
Connectivity
SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o
8
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 4x10b; D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Other names
336-1042-2
Q1057388

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F017R
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
19.2.1. Mode 0: 16-bit Counter/Timer with Capture
In this mode, Timer 2 operates as a 16-bit counter/timer with capture facility. A high-to-low transition on the T2EX
input pin causes the 16-bit value in Timer 2 (TH2, TL2) to be loaded into the capture registers (RCAP2H,
RCAP2L).
Timer 2 can use either SYSCLK, SYSCLK divided by 12, or high-to-low transitions on the external T2 pin as its
clock source when operating in Counter/Timer with Capture mode. Clearing the C/T2 bit (T2CON.1) selects the
system clock as the input for the timer (divided by one or twelve as specified by the Timer Clock Select bit T2M in
CKCON). When C/T2 is set to logic 1, a high-to-low transition at the T2 input pin increments the counter/timer
register. As the 16-bit counter/timer register increments and overflows from 0xFFFF to 0x0000, the TF2 timer
overflow flag (T2CON.7) is set and an interrupt will occur if the interrupt is enabled.
Counter/Timer with Capture mode is selected by setting the Capture/Reload Select bit CP/RL2 (T2CON.0) and the
Timer 2 Run Control bit TR2 (T2CON.2) to logic 1. The Timer 2 External Enable EXEN2 (T2CON.3) must also be
set to logic 1 to enable a capture. If EXEN2 is cleared, transitions on T2EX will be ignored.
147
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
SYSCLK
T2EX
T2
Crossbar
Crossbar
EXEN2
12
TR2
0
1
Figure 19.11. T2 Mode 0 Block Diagram
0
1
CKCON
M
T
2
Capture
Rev. 1.7
M
T
1
TCLK
M
T
0
RCAP2L
TL2
RCAP2H
TH2
CP/RL2
EXEN2
TCLK
RCLK
EXF2
C/T2
TR2
TF2
Interrupt

Related parts for C8051F017R