SAF-C161S-LM 3V AA Infineon Technologies, SAF-C161S-LM 3V AA Datasheet - Page 52
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
SAF-C161S-LM 3V AA
Manufacturer Part Number
SAF-C161S-LM 3V AA
Description
IC MCU 16BIT ROM/LESS MQFP-80-7
Manufacturer
Infineon Technologies
Series
C16xxr
Datasheet
1.SAF-C161S-L25M_AA.pdf
(75 pages)
Specifications of SAF-C161S-LM 3V AA
Core Processor
C166
Core Size
16-Bit
Speed
20MHz
Connectivity
EBI/EMI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
63
Program Memory Type
ROMless
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
80-SQFP
Data Bus Width
16 bit
Data Ram Size
2 KB
Interface Type
ASC, SSC
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
63
Number Of Timers
5
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Packages
PG-MQFP-80
Max Clock Frequency
20.0 MHz
Sram (incl. Cache)
2.0 KByte
Program Memory
0.0 KByte
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
Details
Other names
F161SLM3VAAXT
SAF-C161S-LM3VAA
SAF-C161S-LM3VAAINTR
SAF-C161S-LM3VAATR
SAF-C161S-LM3VAATR
SAFC161SLM3VAAXT
SP000014948
SAF-C161S-LM3VAA
SAF-C161S-LM3VAAINTR
SAF-C161S-LM3VAATR
SAF-C161S-LM3VAATR
SAFC161SLM3VAAXT
SP000014948
5.2
Table 14
Parameter
Oscillator
period
High time
Low time
Rise time
Fall time
1) The minimum and maximum oscillator periods for PLL operation depend on the selected CPU clock
2) The clock input signal must reach the defined levels
3) The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency (
Figure 12
Note: If the on-chip oscillator is used together with a crystal, the oscillator frequency is
Data Sheet
generation mode. Please see respective table above.
direct drive mode depends on the duty cycle of the clock input signal.
limited to a range of 4 MHz to 16 MHz.
It is strongly recommended to measure the oscillation allowance (or margin) in the
final target system (layout) to determine the optimum parameters for the oscillator
operation. Please refer to the limits specified by the crystal supplier.
When driven by an external clock signal it will accept the specified frequency
range. Operation at lower input frequencies is possible but is verified by design
only (not tested in production).
2)
2)
2)
2)
External Clock Drive XTAL1
0.5
External Clock Drive XTAL1 (Operating Conditions apply)
External Clock Drive XTAL1
V
DD
Symbol
t
t
t
t
t
OSC
1
2
3
4
SR 40
SR 20
SR 20
SR –
SR –
t
1
Min.
Direct Drive
3)
3)
1:1
Max.
–
–
–
8
8
48
t
V
2
IL2
Min.
20
5
5
–
–
and
Prescaler
V
t
t
OSC
3
IH2
2:1
.
Max.
–
–
–
5
5
Timing Characteristics
Min.
60
10
10
–
–
t
1)
4
MCT02534
PLL
1:N
V
V
IH2
IL
Max.
500
–
–
10
10
V1.0, 2003-11
1)
C161S
Unit
ns
ns
ns
ns
ns
f
CPU
) in