P87C660X2BBD,157 NXP Semiconductors, P87C660X2BBD,157 Datasheet - Page 79

• Manufacturer Part Number: P87C660X2BBD,157
• Description: IC 80C51 MCU 16K OTP 44-LQFP
• Manufacturer: NXP Semiconductors
• Series: 87Cr

Specifications of P87C660X2BBD,157

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 33MHz
• Connectivity: EBI/EMI, I²C, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: OTP
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 44-LQFP
• Processor Series: P87C6x
• Core: 80C51
• Data Bus Width: 8 bit
• Data Ram Size: 512 B
• Interface Type: I2C, UART
• Maximum Clock Frequency: 16 MHz, 33 MHz
• Number Of Programmable I/os: 32
• Number Of Timers: 3
• Operating Supply Voltage: 2.7 V to 5.5 V
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: PK51, CA51, A51, ULINK2
• Minimum Operating Temperature: 0 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Data Converters: -
• Lead Free Status / Rohs Status: Details
• Other names: 568-3204; 935273061157; P87C660X2BBD

1. Typical ratings are not guaranteed. Values listed are based on tests conducted on limited number of samples at room temperature.
2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V
3. Capacitive loading on ports 0 and 2 may cause the V
4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its
5. See Figures 60 through 63 for I
6. This value applies to T
7. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
8. Under steady state (non-transient) conditions, I
9. ALE is tested to V
Philips Semiconductors
DC ELECTRICAL CHARACTERISTICS
T
NOTES:
2003 Oct 02
amb
SYMBOL
V
V
V
V
V
V
V
V
V
V
I
I
I
I
I
V
R
C
IL
TL
LI
LI2
CC
IL
IL1
IH
IH1
IH2
OL
OL1
OH
OH1
HYS
RAM
80C51 8-bit microcontroller family
RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33
MHz), two 400KB I
RST
IO
due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations.
In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to
qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I
that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.
address bits are stabilizing.
maximum value when V
12-clock mode characteristics:
Maximum I
Maximum I
Maximum total I
If I
test conditions.
= 0 C to +70 C or –40 C to +85 C; V
OL
Active mode (operating):
Active mode (reset):
Idle mode:
exceeds the test condition, V
PARAMETER
Input LOW voltage
LOW level input voltage EA
Input HIGH voltage (ports 0, 1, 2, 3, EA)
Input HIGH voltage, XTAL1, RST
Input HIGH voltage, SDL and SDA
Output LOW voltage, ports 1, 2
Output LOW voltage, port 0, ALE, PSEN
Output HIGH voltage, ports 1, 2, 3
Output HIGH voltage (port 0 in external bus
mode), ALE
Hysteresis of Schmitt Trigger inputs SCL and
SDA (Fast Mode)
Logical 0 input current, ports 1, 2, 3
Logical 1-to-0 transition current, ports 1, 2, 3
Input leakage current, port 0
Input leakage current SCL and SDA
Power supply current (see Figure 58 and
Source Code):
Active mode @ 16 MHz
Idle mode @ 16 MHz
Power-down mode or clock stopped
(see Figure 54 for conditions)
RAM keep-alive voltage
Internal reset pull-down resistor
Pin capacitance
OL
OL
per port pin:
per 8-bit port:
OL
OH1
for all outputs:
2
C interfaces
9
, except when ALE is off then V
amb
, PSEN
IN
10
is approximately 2 V.
= 0 C to +70 C. For T
11
(except EA)
3
I
I
I
(except EA, SCL, SDA)
CC
CC
CC
CC
test conditions and Figure 58 for I
= 1.0 mA + 1.1 mA
= 7.0 mA + 1.1 mA
= 1.0 mA + 0.44 mA
OL
may exceed the related specification. Pins are not guaranteed to sink current greater than the listed
12
15 mA (*NOTE: This is 85 C specification.)
26 mA
71 mA
8
CC
16 KB OTP/ROM, 512B
11
3
13
= 2.7 V to 5.5 V; V
OL
amb
must be externally limited as follows:
7,8
OH
OH
= –40 C to +85 C, I
6
FREQ.[MHz]
on ALE and PSEN to momentarily fall below the V
is the voltage specification.
FREQ.[MHz]
TEST
CONDITIONS
4.0 V < V
2.7 V < V
V
V
V
V
V
V
V
0.45 < V
0 V < V
0 V < V
T
T
FREQ.[MHz]
amb
amb
CC
CC
CC
CC
CC
IN
IN
= 0.4 V
= 2.0 V; See note 4
= 2.7 V; I
= 2.7 V; I
= 2.7 V; I
= 4.5 V; I
= 2.7 V; I
= 0 C to 70 C
= –40 C to +85 C
SS
IN
DD
IN
= 0 V (16 MHz max. CPU clock)
CC
CC
79
CC
< 5.5 V
< V
< 5.5 V
< 5.5 V
< 4.0 V
vs. Frequency
OL
OL
OH
OH
OH
CC
= 1.6 mA
= 3.2 mA
TL
= –20 A
= –30 A
= –3.2 mA
– 0.3
= –750 A.
2
2
LIMITS
MIN
–0.5
–0.5
–0.5
0.2 V
0.7 V
0.7 V
–
–
V
V
V
0.5V
–1
–
–
–
1.2
40
–
CC
CC
CC
OL
– 0.7
– 0.7
– 0.7
DD
CC
CC
DD
s of ALE and ports 1 and 3. The noise is
14
+0.9
OL
can exceed these conditions provided
P8xC660X2/661X2
TYP
2
3
CC
–0.7 specification when the
1
MAX
0.2 V
0.7 V
0.2 V
V
V
5.5
0.4
0.4
–
–
–
–
–50
–650
30
50
225
15
10
10
CC
CC
+0.5
+0.5
CC
CC
DD
–0.1
–0.35
Product data
UNIT
V
V
V
V
V
V
V
V
V
V
V
V
V
k
pF
A
A
A
A
A
A
A
A