PIC18LF24J11-I/SS Microchip Technology, PIC18LF24J11-I/SS Datasheet - Page 214

• Manufacturer Part Number: PIC18LF24J11-I/SS
• Description: IC PIC MCU FLASH 16K 2V 28-SSOP
• Manufacturer: Microchip Technology
• Series: PIC® XLP™ 18Fr

Specifications of PIC18LF24J11-I/SS

• Program Memory Type: FLASH
• Program Memory Size: 16KB (8K x 16)
• Package / Case: 28-SSOP
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 48MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 16
• Ram Size: 3.8K x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 3.6 V
• Data Converters: A/D 10x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC18LF
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 4 KB
• Interface Type: EUSART, I2C, SPI
• Maximum Clock Frequency: 31 KHz
• Number Of Programmable I/os: 16
• Number Of Timers: 5
• Operating Supply Voltage: 2 V to 3.6 V
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, DM183032, DM183022, DM183033, DV164136
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

PIC18F46J11 FAMILY
14.5.2
The Timer3 gate source can be selected from one of
four different sources. Source selection is controlled by
the T3GSSx bits of the T3GCON register. The polarity
for each available source is also selectable. Polarity
selection is controlled by the T3GPOL bit of the
T3GCON register.
TABLE 14-2:
14.5.2.1
The T3G pin is one source for Timer3 gate control. It
can be used to supply an external source to the Timer3
gate circuitry.
14.5.2.2
When Timer0 increments from FFh to 00h, a
low-to-high pulse will automatically be generated and
internally supplied to the Timer3 gate circuitry.
FIGURE 14-3:
DS39932C-page 214
T3GSS<1:0>
TMR3GE
T3GPOL
T3GVAL
T3G_IN
T3GTM
Timer3
T1CKI
00
01
10
11
TIMER3 GATE SOURCE
SELECTION
T3G Pin Gate Operation
Timer0 Overflow Gate Operation
Timer3 Gate Pin
Overflow of Timer0
(TMR0 increments from FFh to 00h)
TMR2 to Match PR2
(TMR2 increments to match PR2)
Reserved
TIMER3 GATE SOURCES
N
TIMER3 GATE TOGGLE MODE
Timer3 Gate Source
N + 1 N + 2 N + 3
14.5.2.3
The TMR2 register will increment until it matches the
value in the PR2 register. On the very next increment
cycle, TMR2 will be reset to 00h. When this Reset
occurs, a low-to-high pulse will automatically be
generated and internally supplied to the Timer3 gate
circuitry.
14.5.3
When Timer3 Gate Toggle mode is enabled, it is
possible to measure the full cycle length of a Timer3
gate signal, as opposed to the duration of a single level
pulse.
The Timer1 gate source is routed through a flip-flop that
changes state on every incrementing edge of the
signal. See Figure 14-3 for timing details.
The T3GVAL bit will indicate when the Toggled mode is
active and the timer is counting.
Timer3 Gate Toggle mode is enabled by setting the
T3GTM bit of the T3GCON register. When the T3GTM
bit is cleared, the flip-flop is cleared and held clear. This
is necessary in order to control which edge is
measured.
N + 4
TIMER3 GATE TOGGLE MODE
Timer2 Match Gate Operation
N + 5 N + 6 N + 7
© 2009 Microchip Technology Inc.
N + 8