ADE7763ARSRL Analog Devices Inc, ADE7763ARSRL Datasheet - Page 18

• Manufacturer Part Number: ADE7763ARSRL
• Description: IC ENERGY METER 1PHASE 20SSOP
• Manufacturer: Analog Devices Inc

Specifications of ADE7763ARSRL

• Input Impedance: 390 KOhm
• Measurement Error: 0.1%
• Voltage - I/o High: 2.4V
• Voltage - I/o Low: 0.8V
• Current - Supply: 3mA
• Voltage - Supply: 4.75 V ~ 5.25 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-SSOP (0.200", 5.30mm Width)
• Meter Type: Single Phase
• For Use With: EVAL-ADE7763ZEB - BOARD EVALUATION FOR ADE7763
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

ADE7763
times the maximum absolute value observed on the Channel 2
input. The contents of IPEAK represent the maximum absolute
value observed on the Channel 1 input. Reading the RSTVPEAK
and RSTIPEAK registers clears their respective contents after
the read operation.
INTERRUPTS
Interrupts are managed through the interrupt status register
(STATUS[15:0]) and the interrupt enable register
(IRQEN[15:0]). When an interrupt event occurs, the
corresponding flag in the status register is set to Logic 1—see
the Interrupt Status Register section. If the enable bit for this
interrupt in the interrupt enable register is Logic 1, the IRQ
logic output will go active low. The flag bits in the status register
are set irrespective of the state of the enable bits.
To determine the source of the interrupt, the system master
(MCU) should perform a read from the status register with
reset (RSTSTATUS[15:0]). This is achieved by carrying out a
read from Address 0Ch. The IRQ output goes logic high after
the completion of the interrupt status register read command—
see the
with reset, the ADE7763 is designed to ensure that no interrupt
events are missed. If an interrupt event occurs as the status
register is being read, the event will not be lost and the
logic output will be guaranteed to go high for the duration of
the interrupt status register data transfer before going logic low
again to indicate the pending interrupt. See the next section for
a more detailed description.
Interrupt Timing
SEQUENCE
PROGRAM
DOUT
SCLK
IRQ
DIN
CS
IRQ
MCU
t
section. When carrying out a read
1
t
1
JUMP
ISR
TO
0
READ STATUS REGISTER COMMAND
0
INTERRUPT
MASK SET
GLOBAL
0
0
CLEAR MCU
INTERRUPT
FLAG
0
IRQ
Figure 37. Interrupt Management
1
Figure 38. Interrupt Timing
STATUS WITH
RESET (0x05)
Rev. B | Page 18 of 56
0
READ
t
2
1
t
t
9
11
(BASED ON STATUS CONTENTS)
Using Interrupts with an MCU
Figure 38 shows a timing diagram with a suggested imple-
mentation of ADE7763 interrupt management using an MCU.
At time t
more interrupt events have occurred. Tie the IRQ logic output to
a negative edge-triggered external interrupt on the MCU.
Configure the MCU to start executing its interrupt service
routine (ISR) when a negative edge is detected on the IRQ line.
After entering the ISR, disable all interrupts by using the global
interrupt enable bit. At this point, the MCU IRQ external
interrupt flag can be cleared to capture interrupt events that
occur during the current ISR. When the MCU interrupt flag is
cleared, a read from the status register with reset is carried out.
This causes the IRQ line to reset to logic high (t
Interrupt Timing
to determine the source of the interrupt(s) and, therefore, the
appropriate action to be taken. If a subsequent interrupt event
occurs during the ISR, that event will be recorded by the MCU
external interrupt flag being set again (t
of the ISR, the global interrupt mask is cleared (same
instruction cycle) and the external interrupt flag causes the
MCU to jump to its ISR again. This ensures that the MCU does
not miss any external interrupts.
DB7
ISR ACTION
1
, the IRQ line goes active low, indicating that one or
STATUS REGISTER CONTENTS
t
section. The status register contents are used
3
t
11
GLOBAL INTERRUPT
DB0
MASK RESET
ISR RETURN
MCU
INTERRUPT
FLAG SET
DB7
DB0
3
). Upon the completion
JUMP
ISR
TO
2
)—see the