CY7C131-55JXC Cypress Semiconductor Corp, CY7C131-55JXC Datasheet - Page 7

• Manufacturer Part Number: CY7C131-55JXC
• Description: IC SRAM 8KBIT 55NS 52PLCC
• Manufacturer: Cypress Semiconductor Corp
• Type: Asynchronousr

Specifications of CY7C131-55JXC

• Memory Size: 8K (1K x 8)
• Package / Case: 52-PLCC
• Format - Memory: RAM
• Memory Type: SRAM - Dual Port, Asynchronous
• Speed: 55ns
• Interface: Parallel
• Voltage - Supply: 4.5 V ~ 5.5 V
• Operating Temperature: 0°C ~ 70°C
• Access Time: 55 ns
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 4.5 V
• Maximum Operating Current: 110 mA
• Organization: 1 K x 8
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Number Of Ports: 2
• Operating Supply Voltage: 5 V
• Density: 8Kb
• Access Time (max): 55ns
• Sync/async: Asynchronous
• Architecture: Not Required
• Clock Freq (max): Not RequiredMHz
• Operating Supply Voltage (typ): 5V
• Address Bus: 20b
• Package Type: PLCC
• Operating Temp Range: 0C to 70C
• Supply Current: 110mA
• Operating Supply Voltage (min): 4.5V
• Operating Supply Voltage (max): 5.5V
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 52
• Word Size: 8b
• Number Of Words: 1K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 428-1791; CY7C131-55JXC

Switching Characteristics
Document #: 38-06002 Rev. *E
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Shaded areas contain preliminary information.
Notes
BLA
BHA
BLC
BHC
PS
WB
WH
BDD
DDD
WDD
WINS
EINS
INS
OINR
EINR
INR
17. These parameters are measured from the input signal changing, until the output pin goes to a high-impedance state.
18. CY7C140/CY7C141 only.
19. A write operation on Port A, where Port A has priority, leaves the data on Port B’s outputs undisturbed until one access time after one of the following:
Busy/Interrupt Timing
Interrupt Timing
Parameter
[18]
BUSY on Port B goes HIGH.
Port B’s address is toggled.
CE for Port B is toggled.
R/W for Port B is toggled during valid read.
BUSY LOW from Address Match
BUSY HIGH from Address Mismatch
BUSY LOW from CE LOW
BUSY HIGH from CE HIGH
Port Set Up for Priority
R/W LOW after BUSY LOW
R/W HIGH after BUSY HIGH
BUSY HIGH to Valid Data
Write Data Valid to Read Data Valid
Write Pulse to Data Delay
R/W to INTERRUPT Set Time
CE to INTERRUPT Set Time
Address to INTERRUPT Set Time
OE to INTERRUPT Reset Time
CE to INTERRUPT Reset Time
Address to INTERRUPT Reset Time
Description
Over the Operating Range
[17]
[17]
[17]
[17]
[17]
[7, 12]
Min
7C131-15
13
7C131A-15
5
0
7C141-15
(continued)
Note 19
Note 19
Max
15
15
15
15
15
15
15
15
15
15
15
[4]
Min
7C130-25
20
5
0
7C131-25
7C140-25
7C141-25
Note 19
Note 19
Max
20
20
20
20
25
25
25
25
25
25
25
CY7C130, CY7C130A
CY7C131, CY7C131A
[4]
CY7C140, CY7C141
Min
7C130A-30
30
5
0
7C130-30
7C131-30
7C140-30
7C141-30
Note 19
Note 19
Max
20
20
20
20
30
25
25
25
25
25
25
Page 7 of 19
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
[+] Feedback