MCIMX6Q6AVT10AC Freescale Semiconductor, MCIMX6Q6AVT10AC Datasheet - Page 21

no-image

MCIMX6Q6AVT10AC

Manufacturer Part Number
MCIMX6Q6AVT10AC
Description
Processors - Application Specialized i.MX6Q
Manufacturer
Freescale Semiconductor
Type
Multimedia Applicationsr
Datasheet

Specifications of MCIMX6Q6AVT10AC

Rohs
yes
Core
ARM Cortex A9
Processor Series
i.MX6
Data Bus Width
32 bit
Maximum Clock Frequency
1 GHz
Data Ram Size
16 KB
Operating Supply Voltage
1.05 V to 1.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
FCBGA
Interface Type
I2C, I2S, UART, USB
Memory Type
L1/L2 Cache, ROM, SRAM
Minimum Operating Temperature
- 40 C
Number Of Timers
2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX6Q6AVT10AC
Manufacturer:
ATMEL
Quantity:
460
Part Number:
MCIMX6Q6AVT10AC
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX6Q6AVT10AC
Manufacturer:
FREESCALE
Quantity:
20 000
1
2
3
4
5
6
7
8
9
GPIO supplies
HDMI supply voltages
PCIe supply voltages
SATA Supply voltages
Junction temperature
Freescale Semiconductor
Applying the maximum voltage results in maximum power consumption and heat generation. Freescale recommends a voltage
set point = (Vmin + the supply tolerance). This results in an optimized power/speed ratio.
For Quad core system, connect to VDD_ARM_IN. For Dual core system, may be shorted to GND together with
VDD_ARM23_CAP to reduce leakage.
VDD_ARM_IN and VDD_SOC_IN must be at least 125 mV higher than the LDO Output Set Point for correct voltage regulation.
VDD_ARM_CAP must not exceed VDD_CACHE_CAP by more than +50 mV. VDD_CACHE_CAP must not exceed
VDD_ARM_CAP by more than 200 mV.
VDD_SOC_CAP and VDD_PU_CAP must be equal.
VDDSOC and VDDPU output voltages must be set according to this rule: VDDARM-VDDSOC/PU<50mV.
While setting VDD_SNVS_IN voltage with respect to Charging Currents and RTC, see the Hardware Development Guide for
i.MX 6Dual, 6Quad, 6Solo, 6DualLite Families of Applications Processors (IMX6DQ6SDLHDG).
All digital I/O supplies (NVCC_xxxx) must be powered under normal conditions whether the associated I/O pins are in use or
not, and associated I/O pins need to have a pull-up or pull-down resistor applied to limit any floating gate current.
This supply also powers the pre-drivers of the DDR I/O pins; therefore, it must always be provided, even when LVDS is not used.
Description
Parameter
8
i.MX 6Dual/6Quad Automotive and Infotainment Applications Processors, Rev. 2
NVCC_LVDS_2P5
NVCC_NAND,
NVCC_ENET,
NVCC_GPIO,
NVCC_EIM0,
NVCC_EIM1,
NVCC_EIM2,
NVCC_JTAG
NVCC_LCD,
NVCC_SD1,
NVCC_SD2,
NVCC_SD3,
NVCC_MIPI
PCIE_VPTX
NVCC_CSI,
HDMI_VPH
PCIE_VPH
SATA_VPH
HDMI_VP
SATA_VP
PCIE_VP
Symbol
T
J
Table 6. Operating Ranges (continued)
9
1.023
2.325
1.023
1.65
2.25
0.99
2.25
0.99
2.25
Min
-40
Typ
1.8,
2.8,
3.3
2.5
1.1
2.5
1.1
2.5
1.1
1.1
2.5
95
Max
2.75
2.75
2.75
2.75
125
1.3
1.3
1.3
3.6
1.3
1
V
Unit
C
V
V
V
V
V
V
V
V
Isolation between the NVCC_EIMx and
NVCC_SDx different supplies allow them to
operate at different voltages within the specified
range.
Example: NVCC_EIM1 can operate at 1.8 V
while NVCC_EIM2 operates at 3.3 V.
See i.MX 6Dual/6Quad Product Lifetime Usage
Estimates Application Note, AN4724, for
information on product lifetime (power-on
years) for this processor.
Comment
Electrical Characteristics
21

Related parts for MCIMX6Q6AVT10AC