PEB3086 Infineon Technologies, PEB3086 Datasheet - Page 119

no-image

PEB3086

Manufacturer Part Number
PEB3086
Description
ISDN Subscriber Access Controller
Manufacturer
Infineon Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB3086F
Manufacturer:
INFINEON
Quantity:
85
Part Number:
PEB3086F
Manufacturer:
HARRIS
Quantity:
104
Company:
Part Number:
PEB3086F SLLHP
Quantity:
600
Part Number:
PEB3086F1.4
Quantity:
160
Part Number:
PEB3086FV1.4
Manufacturer:
INFINEON
Quantity:
183
Part Number:
PEB3086FV1.4
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
PEB3086FV1.4
Quantity:
1 600
Part Number:
PEB3086FV14
Manufacturer:
RENESAS
Quantity:
2 720
Part Number:
PEB3086H
Manufacturer:
INFINEON
Quantity:
9
Part Number:
PEB3086H-V1-4
Manufacturer:
INF
Quantity:
1 000
Part Number:
PEB3086H-V1-4
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB3086HV1.4
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB3086HV1.4
0
3.7.3.6
Figure 63
Receive interrupt status MDR has two enable bits, MONITOR Receive interrupt Enable
(MRE) and MR bit Control (MRC). The MONITOR channel End of Reception MER,
MONITOR channel Data Acknowledged MDA and MONITOR channel Data Abort MAB
interrupt status bits have a common enable bit MONITOR Interrupt Enable MIE.
MRE prevents the occurrence of MDR status, including when the first byte of a packet is
received. When MRE is active (1) but MRC is inactive, the MDR interrupt status is
generated only for the first byte of a receive packet. When both MRE and MRC are
active, MDR is always generated and all received MONITOR bytes - marked by a 1-to-0
transition in MX bit - are stored. (Additionally, an active MRC enables the control of the
MR handshake bit according to the MONITOR channel protocol.)
Figure 63
3.7.4
The Command/Indication channel carries real-time status information between the
ISAC-SX and another device connected to the IOM-2 interface.
1. One C/I channel (called C/I0) conveys the commands and indications between the
The C/I0 channel is accessed via register CIR0 (in receive direction, layer-1 to layer-2)
and register CIX0 (in transmit direction, layer-2 to layer-1). The C/I0 code is four bits
long. A listing and explanation of the layer-1 C/I codes can be found in
Data Sheet
layer-1 and the layer-2 parts of the ISAC-SX. It can be accessed by an external layer-
2 device e.g. to control the layer-1 activation/deactivation procedures. C/I0 channel
access may be arbitrated via the TIC bus access protocol. In this case the arbitration
is done in IOM-2 channel 2 (see
shows the MONITOR interrupt structure of the ISAC-SX. The MONITOR Data
MONITOR Interrupt Logic
C/I Channel Handling
TRAN
MASK
WOV
MOS
ICD
ST
CIC
Interrupt
ICB
MONITOR Interrupt Structure
TRAN
ISTA
WOV
MOS
ICD
ST
CIC
ICB
Figure
119
46).
Description of Functional Blocks
MOCR
MRE
MIE
MOSR
MER
MAB
MDR
MDA
Chapter
PEB 3086
2003-01-30
ISAC-SX
3.5.4.

Related parts for PEB3086