MC9S08GT16 MOTOROLA [Motorola, Inc], MC9S08GT16 Datasheet - Page 217

no-image

MC9S08GT16

Manufacturer Part Number
MC9S08GT16
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08GT16ACBE
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
MC9S08GT16ACFBE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GT16ACFBE
Quantity:
480
Part Number:
MC9S08GT16ACFBER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GT16ACFBER
Manufacturer:
FREESCALE
Quantity:
8 000
Part Number:
MC9S08GT16ACFBER
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
MC9S08GT16AMFBE
Manufacturer:
XILINX
Quantity:
1 300
Part Number:
MC9S08GT16AMFBE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GT16CFB
Manufacturer:
FREESCALE
Quantity:
885
Part Number:
MC9S08GT16CFBE
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC9S08GT16CFBE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08GT16CFD
Manufacturer:
FREESCALE
Quantity:
20 000
SRW — Slave Read/Write
IICIF — IIC Interrupt Flag
RXAK — Receive Acknowledge
13.5.5
DATA — Data
Freescale Semiconductor
When addressed as a slave the SRW bit indicates the value of the R/W command bit of the calling
address sent to the master.
The IICIF bit is set when an interrupt is pending. This bit must be cleared by software, by writing a
one to it in the interrupt routine. One of the following events can set the IICIF bit:
When the RXAK bit is low, it indicates an acknowledge signal has been received after the completion
of one byte of data transmission on the bus. If the RXAK bit is high it means that no acknowledge
signal is detected.
In master transmit mode, when data is written to the IIC1D, a data transfer is initiated. The most
significant bit is sent first. In master receive mode, reading this register initiates receiving of the next
byte of data.
In slave mode, the same functions are available after an address match has occurred.
1 = Slave transmit, master reading from slave.
0 = Slave receive, master writing to slave.
One byte transfer completes
Match of slave address to calling address
Arbitration lost
1 = Interrupt pending.
0 = No interrupt pending.
1 = No acknowledge received.
0 = Acknowledge received.
IIC Data I/O Register (IIC1D)
When transitioning out of master receive mode, the IIC mode should be
switched before reading the IIC1D register to prevent an inadvertent
initiation of a master receive data transfer.
Reset:
Read:
Write:
Bit 7
0
Figure 13-9. IIC Data I/O Register (IIC1D)
MC9S08GB/GT Data Sheet, Rev. 2.3
6
0
5
0
NOTE
4
0
DATA
3
0
2
0
Inter-Integrated Circuit (IIC) Module
1
0
Bit 0
0
217

Related parts for MC9S08GT16