CY8C20110_0809 CYPRESS [Cypress Semiconductor], CY8C20110_0809 Datasheet - Page 5

no-image

CY8C20110_0809

Manufacturer Part Number
CY8C20110_0809
Description
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet
The CapSense Analog System
The CapSense analog system contains the capacitive sensing
hardware which supports CapSense Successive Approximation
(CSA) algorithm. This hardware performs capacitive sensing and
scanning without external components. Capacitive sensing is
configurable on each pin.
Additional System Resources
System Resources provide additional capability useful to
complete systems. Additional resources are low voltage
detection and Power On Reset (POR).
An internal 1.8V reference provides a stable internal reference
so that capacitive sensing functionality is not affected by minor
V
I
The two modes of operation for the I
The I
locked to prevent accidental change by setting a flag in a config-
uration register.
Document Number: 001-17345 Rev. *E
2
DD
The I
over two wires.
Low Voltage Detection (LVD) interrupts signal the application
of falling voltage levels and the advanced POR circuit elimi-
nates the need for a system supervisor.
Device register configuration and status read or write for
controller
Command execution
C Interface
changes.
2
C address is programmable during configuration. It is
2
C slave provides 50, 100, or 400 kHz communication
2
C interface are:
CapSense Express Software Tool
An easy to use software tool integrated with PSoC Express is
available for configuring and tuning CapSense Express devices.
Refer to the Application Note
Tool - AN42137”
CapSense Express Register Map
CapSense Express supports user configurable registers through
which the device functionality and parameters are configured.
For details, refer to
document.
LED Dimming
To change the brightness and intensity of the LEDs, the host
master (MCU, MPU, DSP, and so on) must send I
and program the PWM registers to enable output pins, set duty
cycle, and mode configuration. The single PWM source is
connected to all GPIO pins and have a common user defined
duty cycle. Each PWM enabled pin has two possible outputs:
PWM and 0/1 (depending on the configuration).
Four different modes of LED dimming are possible, as shown in
Figure 3 to Figure 6. The operation mode of the PWM enabled
pins is common. This means that one pin cannot behave as in
Mode1 and another pin as in Mode 2.
for details of the software tool.
“CY8C201xx Register Reference Guide”
“CapSense (TM) Express Software
CY8C20110
Page 5 of 18
2
C commands
[+] Feedback

Related parts for CY8C20110_0809