CY7C64013 CYPRESS [Cypress Semiconductor], CY7C64013 Datasheet - Page 21

no-image

CY7C64013

Manufacturer Part Number
CY7C64013
Description
Full-Speed USB (12 Mbps) Function
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C64013-PC
Manufacturer:
CY
Quantity:
101
Part Number:
CY7C64013-PC
Manufacturer:
CY
Quantity:
116
Part Number:
CY7C64013-PXC
Quantity:
17
Part Number:
CY7C64013-SC
Manufacturer:
CY
Quantity:
15 625
Part Number:
CY7C64013A-PXC
Manufacturer:
CY
Quantity:
548
Part Number:
CY7C64013C-SXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
10.2
A DAC port interrupt can be enabled/disabled for each pin individually. The DAC Port Interrupt Enable register provides this
feature with an interrupt enable bit for each DAC I/O pin. Writing a ‘1’ to a bit in this register enables interrupts from the corre-
sponding bit position. Writing a ‘0’ to a bit in the DAC Port Interrupt Enable register disables interrupts from the corresponding bit
position. All of the DAC Port Interrupt Enable register bits are cleared to ‘0’ during a reset. All DAC pins share a common interrupt,
as explained in Section 16.6.
As an additional benefit, the interrupt polarity for each DAC pin is programmable with the DAC Port Interrupt Polarity register.
Writing a ‘0’ to a bit selects negative polarity (falling edge) that causes an interrupt (if enabled) if a falling edge transition occurs
on the corresponding input pin. Writing a ‘1’ to a bit in this register selects positive polarity (rising edge) that causes an interrupt
(if enabled) if a rising edge transition occurs on the corresponding input pin. All of the DAC Port Interrupt Polarity register bits are
cleared during a reset.
11.0
The 12-bit timer provides two interrupts (128- s and 1.024-ms) and allows the firmware to directly time events that are up to 4
ms in duration. The lower 8 bits of the timer can be read directly by the firmware. Reading the lower 8 bits latches the upper 4
bits into a temporary register. When the firmware reads the upper 4 bits of the timer, it is accessing the count stored in the
temporary register. The effect of this logic is to ensure a stable 12-bit timer value can be read, even when the two reads are
separated in time.
11.1
11.2
Document #: 38-08001 Rev. **
Reserved
DAC[7]
DAC[7]
Timer
Bit 7
7
7
7
7
DAC Port Interrupts
Timer (LSB)
Timer (MSB)
12-Bit Free-Running Timer
Reserved
DAC[6]
DAC[6]
Timer
Bit 6
6
6
6
6
Figure 10-5. DAC Port Interrupt Polarity 0x32 (write only)
Figure 10-4. DAC Port Interrupt Enable 0x31 (write only)
Reserved
DAC[5]
DAC[5]
Timer
Bit 5
5
5
5
5
Figure 11-1. Timer Register 0x24 (read only)
Figure 11-2. Timer Register 0x25 (read only)
Reserved
DAC[4]
DAC[4]
Timer
Bit 4
4
4
4
4
DAC[3]
DAC[3]
Timer
Timer
Bit 11
Bit 3
3
3
3
3
DAC[2]
DAC[2]
Timer
Timer
Bit 10
Bit 2
2
2
2
2
DAC[1]
DAC[1]
Timer
Timer
Bit 1
Bit 9
1
1
1
1
CY7C64013
CY7C64113
Page 21 of 48
DAC[0]
DAC[0]
Timer
Timer
Bit 0
Bit 8
0
0
0
0

Related parts for CY7C64013